

# **JEDEC STANDARD**

---

## **Low Power Double Data Rate (LPDDR) 5/5X**

---

### **JESD209-5C**

(Revision of JESD209-5B, June 2021)

---

**June 2023**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2023  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.  
All rights reserved

DO NOT VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies  
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107  
<https://www.jedec.org/contact>

This page intentionally left blank



# Low Power Double Data Rate (LPDDR) 5/5X

## Contents

	Page
<b>1 Scope .....</b>	<b>1</b>
<b>2 Overview .....</b>	<b>1</b>
2.1 Features .....	1
2.2 Functional Description .....	1
2.2.1 Pad Definition and Description .....	3
2.2.2 Pin per Byte .....	4
2.2.3 LPDDR5/LPDDR5X Bank Architecture.....	4
2.2.3.1 Block Diagram of Bank Configuration and Read Operation Outline .....	5
2.2.3.1.1 4Banks / 4Bank Groups Configuration .....	5
2.2.3.1.2 8Banks Mode Configuration (Does not Apply to LPDDR5X SDRAM) .....	6
2.2.3.1.3 16Banks Mode Configuration .....	7
2.2.3.2 LPDDR5/LPDDR5X Address Translation Table .....	8
2.2.3.3 Bank Architecture Transition.....	8
2.2.3.4 Burst Operation .....	8
2.2.4 LPDDR5 SDRAM Addressing.....	14
2.3 Speed Grade .....	20
2.3.1 Burst Sequence.....	22
<b>3 WCK Clocking.....</b>	<b>23</b>
<b>4 Initialization and Training.....</b>	<b>26</b>
4.1 Power-up, Initialization, and Power-off Procedure .....	26
4.1.1 Voltage Ramp and Device Initialization.....	26
4.1.2 Dual VDD2 Rail setting (MR13 OP[7]) and its Change .....	30
4.1.3 Reset Initialization with Stable Power .....	30
4.1.4 Power-off Sequence.....	31
4.1.5 Uncontrolled Power-off Sequence.....	31
4.2 Training .....	32
4.2.1 ZQ Calibration.....	32
4.2.1.1 Calibration During Powerup and Initialization .....	32
4.2.1.1.1 Background Calibration .....	33
4.2.1.1.2 Latching ZQ Calibration Results in Background Calibration Mode.....	34
4.2.1.1.3 Command-Based Calibration .....	34
4.2.1.1.4 Latching ZQ Calibration Results in Command-Based Calibration Mode.....	35
4.2.1.1.5 Maintaining Accurate Calibration - Background Calibration Mode .....	35
4.2.1.1.6 Maintaining Accurate Calibration – Command-Based Calibration Mode .....	36
4.2.1.1.7 Changing between Calibration Modes .....	36
4.2.1.1.7.1 Changing between Calibration Modes when DVFSQ is not Active .....	36
4.2.1.1.7.2 Changing between Calibration Modes when DVFSQ is Active.....	37
4.2.1.2 ZQ Stop Functionality.....	38
4.2.1.2.1 ZQ Resistor Sharing by other Device(s) .....	38
4.2.1.2.1.1 ZQ Resistor Sharing in Background Calibration Mode .....	38
4.2.1.2.1.2 ZQ Resistor Sharing in Command-Based Calibration Mode .....	38

## Contents (cont'd)

4.2.1.2.2	Stopping Background Calibration when DVFSQ is Active .....	38
4.2.1.2.3	Stopping Background Calibration when VDDQ is Powered Off.....	39
4.2.1.3	ZQ Reset.....	40
4.2.1.4	Multi-die Package Considerations.....	40
4.2.1.4.1	Other Considerations in Background Calibration Mode .....	41
4.2.1.4.2	Other Considerations in Command-Based Calibration Mode.....	41
4.2.1.5	ZQ External Resistor, Tolerance, and Capacitive Loading .....	41
4.2.1.6	Flow Chart Examples .....	41
4.2.2	Command Bus Training.....	47
4.2.2.1	Three Physical Mode Register .....	47
4.2.2.2	Command Bus Training Mode1 .....	48
4.2.2.3	Command Bus Training Mode1 (FSP with DVFSQ Enable).....	56
4.2.2.4	Command Bus Training Mode2 .....	61
4.2.2.5	Command Bus Training Mode2 (FSP with DVFSQ Enable).....	71
4.2.3	CA VREF Training.....	75
4.2.4	DQ VREF Training .....	75
4.2.5	WCK2CK Leveling.....	76
4.2.5.1	WCK2CK Leveling Mode (Write-Leveling Called in LPDDR4).....	76
4.2.5.2	WCK2CK Leveling Procedure and Related AC Parameters.....	77
4.2.6	Duty Cycle Adjuster (DCA).....	80
4.2.6.1	Duty Cycle Adjuster Range.....	81
4.2.6.2	Relationship between WCK Waveform and DCA Code Change .....	82
4.2.6.3	The relationship between DCA Code Change and DQ Output/RDQS Timing .....	83
4.2.7	Read DCA (Duty Cycle Adjuster).....	84
4.2.7.1	Read Duty Cycle Adjuster Range.....	85
4.2.7.2	Relationship between Read DCA Code Change and DQ Output/RDQS Timing.....	85
4.2.8	Duty Cycle Monitor (DCM).....	86
4.2.8.1	DCM Functional Description .....	86
4.2.8.2	DCM Sequence.....	87
4.2.9	READ DQ Calibration .....	89
4.2.9.1	READ DQ Calibration Training Procedure.....	89
4.2.9.2	READ DQ Calibration Example .....	93
4.2.9.3	READ DQ Calibration after Power Down Exit .....	94
4.2.9.4	DMI Behavior Control for RDC.....	95
4.2.9.4.1	DMI Output Behavior Mode 1 .....	95
4.2.9.4.2	DMI Output Behavior Mode 2 .....	95
4.2.10	WCK-DQ Training.....	96
4.2.10.1	Training Procedure .....	97
4.2.10.1.1	WCK to DQ Training Requirement.....	98
4.2.10.1.2	Relationship between MR Setting and FIFO Training Behavior .....	98
4.2.10.1.2.1	DMI Output Behavior Mode 1 .....	100
4.2.10.1.2.2	DMI Output Behavior Mode 2 .....	100
4.2.10.2	WCK-RDQS_t/Parity Training .....	101
4.2.10.3	FIFO Pointer Reset and Synchronism.....	101

## Contents (cont'd)

4.2.10.4	Command Constraints for Write/Read FIFO Command .....	106
4.2.11	RDQS Toggle Mode .....	108
4.2.12	Enhanced RDQS Training Mode .....	111
4.2.13	Read/Write-based WCK-RDQS_t Training .....	115
4.2.13.1	Relationship between MR Setting and Read/Write-based WCK-RDQS_t Training Behavior .....	116
4.2.13.2	Read/Write-based WCK-RDQS_t Training Requirement .....	118
4.2.14	Rx Offset Calibration Training .....	119
4.2.14.1	Offset Calibration Training Description .....	119
4.2.14.2	Offset Calibration Training Sequence .....	119
<b>5</b>	<b>Simplified LPDDR5 State Diagram .....</b>	<b>120</b>
<b>6</b>	<b>Mode Register Definition .....</b>	<b>125</b>
6.1	Mode Register Assignment and Definition in LPDDR5 SDRAM .....	125
6.2	Mode Register Assignment and Definition in LPDDR5X SDRAM .....	128
6.3	Mode Register Definition .....	132
6.3.1	Mode Register Definition .....	132
<b>7</b>	<b>Operating .....</b>	<b>189</b>
7.1	Truth Table .....	189
7.1.1	Command Truth Table .....	189
7.2	WCK Operation .....	193
7.2.1	WCK2CK Synchronization Operation .....	193
7.2.1.1	WCK2CK Synchronization .....	193
7.2.1.2	CAS Command with WCK2CK Synchronization Bits .....	194
7.2.1.3	WCK2CK Sync Operation Followed by a WRITE Command .....	196
7.2.1.4	WCK2CK Sync Operation Followed by a READ Command .....	199
7.2.1.5	WCK2CK Sync Operation with CAS(W <sub>S</sub> _FS=1) .....	204
7.2.1.6	Rank to Rank WCK2CK Sync Operation .....	207
7.2.2	WCK2CK SYNC Off Timing Definition .....	211
7.2.3	Write Clock Always on Mode (WCK Always on Mode) .....	221
7.3	Row Operation .....	226
7.3.1	Active Command .....	226
7.3.1.1	8-Bank Mode SDRAM Operation .....	228
7.3.1.2	BG mode SDRAM Operation .....	228
7.3.2	Pre-Charge Operation .....	229
7.3.2.1	Pre-Charge Operation .....	229
7.3.2.2	Auto-Precharge Operation .....	233
7.3.2.2.1	Delay Time from Write to Read with Auto Precharge .....	235
7.3.2.2.2	Burst Read with Auto-Precharge .....	236
7.3.2.2.3	Burst Write with Auto-Precharge .....	237
7.4	Read/Write Operation .....	238
7.4.1	Read and Write Access Operations .....	238
7.4.2	Read Preamble and Postamble .....	238
7.4.3	Burst Read Operation .....	239
7.4.3.1	Read Timing .....	239

---

**Contents (cont'd)**


---

7.4.3.2	Read to Read Operation without Additional WCK2CK-sync .....	241
7.4.3.3	Read to Read Operation with Additional WCK2CK-sync .....	243
7.4.3.4	Read Operation Followed by Write Operation.....	244
7.4.4	READ Burst End to PRECHARGE Delay (tRBTP).....	246
7.4.5	RDQS Mode.....	247
7.4.5.1	RDQS Timing.....	247
7.4.5.2	RDQS Related Functionalities .....	249
7.4.5.3	Mode Registers for RDQS .....	251
7.4.5.4	RDQS Pattern Definition.....	252
7.4.6	Write Preamble and Postamble.....	256
7.4.7	Burst Write Operation .....	256
7.4.7.1	Write Timing .....	256
7.4.7.2	Write to Write Operation without Additional WCK2CK-sync.....	257
7.4.7.3	Write to Write Operation with Additional WCK2CK-sync.....	259
7.4.7.4	Write Operation Followed By Read Operation .....	260
7.4.8	Read and Write Latency .....	261
7.4.8.1	Read and Read-to-Precharge Latencies.....	261
7.4.8.2	Write Latency .....	265
7.4.8.3	Write Recovery Time .....	267
7.4.9	Masked Write .....	269
7.4.10	Data Mask (DM) and Data Bus Inversion (DBI-DC) Function .....	273
7.4.10.1	DMI Pin Behavior with Write Related Commands .....	274
7.4.10.2	DMI Pin Behavior with Read and MRR Command.....	276
7.4.10.3	DMI Pin Behavior with Read FIFO and Read DQ Calibration Commands.....	276
7.5	Refresh Operation.....	278
7.5.1	Refresh Command.....	278
7.5.2	Refresh Requirement.....	287
7.5.3	Optimized Refresh.....	289
7.5.4	Self Refresh Operation .....	291
7.5.4.1	Power Down Entry and Exit during Self Refresh.....	293
7.5.4.2	Command Input Timing after Power Down Exit during Self Refresh .....	295
7.5.4.3	Clock Stop Timing during Self Refresh .....	296
7.5.4.4	Self Refresh AC Timing Table.....	297
7.5.4.5	MRR, MRW, RFF, WFF, RDC, MPC Command during tXSR.....	298
7.5.5	Partial Array Self Refresh (PASR) .....	299
7.5.5.1	PASR Segment Masking .....	299
7.5.6	Partial Array Refresh Control (PARC) .....	299
7.5.7	Power Down.....	300
7.5.7.1	Power-Down Entry and Exit .....	300
7.5.7.2	WCK Input Signal Stop Timing .....	328
7.5.7.3	CS ODT Behavior Option .....	330
7.5.7.4	Power-Down AC Timings .....	331
7.5.8	Deep Sleep Mode .....	333
7.6	Other Operation.....	339

## Contents (cont'd)

7.6.1	Mode Register Read .....	339
7.6.1.1	MRR after Read and Write Command .....	341
7.6.1.2	MRR after Power-Down Exit.....	343
7.6.2	Mode Register Write .....	344
7.6.2.1	Mode Register Write Disable Control for Byte Mode Device .....	344
7.6.3	Frequency Set Point.....	345
7.6.3.1	Frequency set point update Timing .....	347
7.6.3.2	FSP Timing between Equal or Less Than and More Than 6400 Mbps.....	348
7.6.3.3	Frequency Set Point Update Timing for DVFS and DVFSQ .....	349
7.6.4	On-Die Termination (ODT).....	352
7.6.4.1	On-Die Termination for Command/Address Bus.....	352
7.6.4.1.1	ODT Mode Register and ODT State Table for Command/Address Bus.....	352
7.6.4.1.2	ODT Mode Register and ODT Characteristics for Command/Address Bus .....	355
7.6.4.1.3	ODT Update Time for Clock and Command/Address Bus .....	356
7.6.4.1.4	ODT Update Time for CS.....	356
7.6.4.2	On-Die Termination for Data Bus .....	357
7.6.4.2.1	ODT Mode Register for Data Bus.....	357
7.6.4.2.2	Asynchronous ODT for Data Bus .....	357
7.6.4.2.3	ODT Mode Register and ODT Characteristics for Data Bus .....	360
7.6.4.3	On-Die Termination for WCK <sub>t</sub> and WCK <sub>c</sub> .....	363
7.6.4.3.1	ODT Mode Register for WCK <sub>t/c</sub> .....	363
7.6.4.3.2	ODT during WCK2CK Training .....	363
7.6.4.4	ODT Mode Register and ODT Characteristics for CS .....	363
7.6.4.4.1	ODT Mode Register and ODT Characteristics for CS .....	365
7.6.5	Non-target DRAM ODT.....	366
7.6.5.1	Non-target DRAM ODT Control .....	367
7.6.5.2	Asynchronous NT-ODT .....	372
7.6.5.3	Timing Diagram of Write Case .....	382
7.6.5.4	Timing Diagram of Read Case .....	383
7.6.5.5	Rank2Rank Timing Diagram of Write to Read Case .....	385
7.6.5.6	NT-ODT Setting by MRW Command.....	387
7.6.6	NT-ODT Behavior Unification.....	390
7.6.6.1	Unified NT-ODT Behavior.....	390
7.6.6.2	Effective MR Set for NT ODT .....	394
7.6.6.3	Asynchronous NT-ODT .....	396
7.6.6.3.1	NT-ODT Behavior for Write Operation .....	396
7.6.6.3.2	NT-ODT Behavior for Read Operation .....	399
7.6.6.3.3	Timing diagrams for Typical Case .....	405
7.6.6.3.4	Rank to Rank Write to Read Timing .....	408
7.6.7	Input Clock Stop and Frequency Change.....	410
7.6.7.1	Input Clock Frequency Change.....	411
7.6.7.2	Input Clock Stop.....	411
7.6.7.3	WCK to CK Frequency Ratio (CKR) Change .....	415
7.6.7.4	WCK to CK frequency Ratio (CKR) Change by MRW Command .....	415

---

**Contents (cont'd)**


---

7.6.8	V <sub>REF</sub> Current Generator (VRCG).....	416
7.6.9	V <sub>REF</sub> (CA) Update Timing.....	417
7.6.10	V <sub>REF</sub> (DQ) Update Timing.....	418
7.6.11	Thermal Offset .....	419
7.6.12	Temperature Sensor .....	419
7.6.13	Multi-Purpose Command (MPC) .....	421
7.6.14	tWCK2DQ Interval Oscillator.....	422
7.6.14.1	Interval Oscillator Matching Error .....	424
7.6.14.2	WCK2DQI/O interval Oscillator Readout Timing.....	427
7.6.14.2.1	WCK2DQI interval Oscillator.....	427
7.6.14.2.2	WCK2DQO Interval Oscillator.....	428
7.6.14.3	WCK2DQI(O) Interval Oscillator Start/Stop Command Constraints .....	429
7.7	Specific Features, Reliability, and Power Optimization.....	430
7.7.1	Dynamic Voltage and Frequency Scaling (DVFS).....	430
7.7.1.1	DVFS Mode.....	430
7.7.1.1.1	Common Parts DVFS and Enhanced DVFS .....	430
7.7.1.1.2	DVFS Mode.....	431
7.7.1.1.3	Enhanced DVFS Mode .....	431
7.7.1.1.4	Support Range of DVFS and Enhanced DVFS Mode .....	433
7.7.1.2	DVFSQ Mode.....	435
7.7.1.2.1	DVFSQ High-to-Low Transition.....	436
7.7.1.2.2	DVFSQ Low-to-High Transition without VRCG during VddQ Ramp.....	437
7.7.1.2.3	DVFSQ Low-to-High Transition with VRCG.....	439
7.7.2	Data Copy Low Power Function .....	440
7.7.2.1	Write Data Copy Function.....	440
7.7.2.2	Read Data Copy Function .....	443
7.7.2.3	Read Data Copy Function with Read DBI Enable .....	444
7.7.3	Write X Operation .....	445
7.7.4	Post Package Repair (PPR) .....	449
7.7.4.1	Guard Key Protection.....	450
7.7.4.2	PPR Fail Row Address Repair.....	451
7.7.5	Refresh Management Command .....	452
7.7.5.1	Refresh Management Command Definition.....	452
7.7.5.1.1	BG Mode and 16B Mode .....	454
7.7.5.1.2	8B Mode.....	454
7.7.5.1.3	Refresh Management Examples.....	455
7.7.6	Refresh Management Enhancement.....	459
7.7.6.1	Adaptive Refresh Management (ARFM) .....	459
7.7.6.2	Directed Refresh Management (DRFM) .....	460
7.7.7	Decision Feedback Equalization (DFE) .....	463
7.7.7.1	Per-pin Controlled Decision Feedback Equalization (DFE) .....	464
7.7.7.2	DFE Quantity .....	466
7.7.7.3	DFE Quantity in Per-Pin Decision Feedback Equalization (Per-pin DFE) Mode.....	467
7.7.8	Link ECC.....	468

## Contents (cont'd)

7.7.8.1	Usage of the ECC Check Matrix for ENCODING .....	470
7.7.8.2	Usage of the ECC Check Matrix for DECODING .....	470
7.7.8.3	Error Detection.....	471
7.7.8.4	Error Correction .....	471
7.7.8.5	Error Reporting.....	471
7.7.8.6	ECC and DBI – Order of Operations .....	472
7.7.8.7	Link Error Reporting Overview .....	474
7.7.9	Single-ended Mode for Clock, Write Clock, and RDQS.....	474
7.7.9.1	Relationship among CK, WCK, and RDQS during Single-ended Mode .....	475
7.7.9.2	Switching Sequence between Single-ended and Differential.....	476
7.7.9.3	VRCG Enable Timing .....	477
7.7.9.4	AC Parameters for Single Ended (SE) .....	478
7.7.10	Enhanced WCK Always On Mode.....	479
7.7.11	Pre-Emphasis for DQ Output .....	480
7.7.12	Rank to Rank AC Parameter .....	481
<b>8</b>	<b>Command Constraint and AC Timing .....</b>	<b>482</b>
8.1	Effective Burst Length (BL/n) Definition .....	482
8.2	Command Timing Constraints.....	483
8.2.1	Read to Write Timing (tRTW).....	487
8.2.2	Command Constraint from Read to Write Timing .....	487
8.2.2.1	In Case of not Supporting Enhanced NT-ODT Control .....	487
8.2.2.2	In Case of Supporting Enhanced NT-ODT Control.....	491
8.3	Auto Precharge Command Timing Constraints.....	494
8.4	CAS Command Timing Constraints.....	498
8.5	Training Related Timing Constraints .....	509
8.6	MRR/MRW Timing Constraints.....	510
8.7	Rank to Rank Command Timing Constraints.....	514
<b>9</b>	<b>AC Timing.....</b>	<b>519</b>
9.1	Core AC Timing Parameters by Speed Grade .....	519
9.2	Core AC Timing Parameters for LPDDR5 .....	519
9.2.1	Timing Table for x16, DVFSC Disabled, and Write Link ECC Disabled.....	519
9.2.1.1	Timing Table for x8 (Byte Mode) SDRAM .....	520
9.2.1.2	Timing Table for Write Link ECC is Enabled .....	521
9.2.1.3	Timing Table for x8 (Byte Mode) SDRAM and Write Link ECC is enabled .....	521
9.2.2	Timing Table for x16, DVFSC Enabled and Write Link ECC Disabled.....	522
9.2.2.1	Timing Table for x8 (Byte Mode) SDRAM .....	522
9.3	Core AC Timing Parameters for LPDDR5X .....	523
9.3.1	Timing Table for x16, DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled.....	524
9.3.2	Timing Table for x8 (Byte Mode), DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled .....	525
9.3.3	Timing Table for x16 and x8 (Byte Mode), DVFSC Disabled, Write Link ECC Enabled and Enhanced DVFSC Disabled .....	525

---

**Contents (cont'd)**


---

9.3.4	Timing table for x16 and x8 (Byte Mode), DVFSC Enabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled .....	526
9.3.5	Timing Table for x16 and x8 (Byte Mode), DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled .....	527
9.4	Core AC Temperature Derating for AC Timing .....	528
<b>10</b>	<b>Absolute Maximum DC Ratings .....</b>	<b>529</b>
<b>11</b>	<b>AC and DC Operating Condition .....</b>	<b>530</b>
11.1	Recommended DC Operating Conditions .....	530
11.2	Input Leakage Current.....	534
11.3	Input/Output Leakage Current.....	534
11.4	Operating Temperature Range.....	534
11.4.1	Operating Temperature Range (Automotive Spec Addendum only).....	535
11.5	Electrostatic Discharge Sensitivity Characteristics .....	535
<b>12</b>	<b>AC and DC Input/Output Measurement Levels.....</b>	<b>536</b>
12.1	1.05 V High Speed LVCMOS .....	536
12.1.1	Standard Specifications .....	536
12.1.2	Input Level for Reset_n.....	536
12.1.3	AC Overshoot / Undershoot .....	537
12.1.3.1	AC Overshoot / Undershoot .....	537
12.1.3.2	AC Overshoot / Undershoot for LVSTL .....	537
12.2	Differential Input Voltage.....	538
12.2.1	Differential Input Voltage for CK.....	538
12.2.1.1	Peak Voltage Calculation Method .....	539
12.2.1.2	Single Ended Input Voltage for CK.....	540
12.2.1.3	Differential Input Slew Rate Definition for CK .....	541
12.2.1.4	Differential Input Cross Point Voltage for CK .....	542
12.2.2	Differential Input Voltage for WCK .....	543
12.2.2.1	Peak Voltage Calculation Method .....	544
12.2.2.2	Single Ended Input Voltage for WCK .....	545
12.2.2.3	Differential Input Slew Rate Definition for WCK .....	546
12.2.2.4	Differential Input Cross Point Voltage for WCK.....	548
12.3	Output Slew Rate.....	549
12.3.1	Single Ended Output Slew Rate .....	549
12.3.2	Differential Output Slew Rate .....	550
12.4	Driver Output Timing Reference Load.....	551
12.5	Single Ended WCK .....	552
12.5.1	Single Ended WCK input definitions .....	552
12.5.2	Single Ended Mode WCK Pulse Definitions .....	552
12.6	Single-ended CK .....	553
12.6.1	Single-ended CK Input Definitions .....	553
12.6.2	Single Ended Mode CK Pulse Definitions .....	554
12.7	Read Timing tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) Calculation .....	555
12.7.1	tLZ(RDQS), tLZ(DQ), tHZ(RDQS), and tHZ(DQ) .....	555
12.7.1.1	tLZ(RDQS) and tHZ(RDQS) Calculation for ATE(Automatic Test Equipment).....	555



---

**Contents (cont'd)**


---

12.7.1.2t	LZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment) .....	557
<b>13</b>	<b>Input / Output Capacitance.....</b>	<b>559</b>
<b>14</b>	<b>IDD Specification Parameters and Test Conditions .....</b>	<b>560</b>
14.1	IDD Measurement Conditions.....	560
14.2	IDD Specifications .....	570
<b>15</b>	<b>Electrical Characteristics and AC Timing .....</b>	<b>575</b>
15.1	Clock Specification .....	575
15.1.1	Definition for tCK(avg) and nCK.....	575
15.1.2	Definition for tCK(abs) .....	575
15.1.3	Definition for tCH(avg) and tCL(avg) .....	575
15.1.4	Definition for tCH(abs) and tCL(abs) .....	576
15.1.5	Definition for tJIT(per).....	576
15.1.6	Definition for tJIT(cc) .....	576
15.1.7	Clock Timing.....	576
15.2	Write Clock Specification .....	579
15.2.1	Definition for tWCK(avg) and nWCK .....	579
15.2.2	Definition for tWCK(abs) .....	579
15.2.3	Definition for tWCKH(avg) and tWCKL(avg) .....	579
15.2.4	Definition for tWCKH(abs) and tWCKL(abs) .....	580
15.2.5	Definition for tJIT(per).....	580
15.2.6	Definition for tJIT(cc) .....	580
15.2.7	Definition for tERR(2per) .....	580
15.2.8	Definition for tERR(3per) .....	580
15.2.9	Definition for tERR(4per) .....	581
15.2.10	Write Clock Timing.....	581
15.3	tWCK2DQ AC parameters .....	584
15.4	DQ Tx Jitter Spec .....	585
15.5	CS Rx Specification .....	589
15.5.1	CS Rx Mask and Single Pulse Definition for Synchronous Mode.....	589
15.5.2	CS Rx Input Level Definition for Asynchronous Mode.....	590
15.5.3	Synchronous Mode CS Rx Mask / Single Pulse Spec and Asynchronous Mode CS Input Spec .....	591
15.6	CA Rx Specification.....	592
15.6.1	CA Rx Mask and Single Pulse Definition .....	592
15.6.2	tCA2CA_share Definition.....	595
15.7	DQ, DMI, Parity, and DBI Rx Specification.....	596
15.7.1	DQ, DMI, Parity, and DBI Rx Mask and Single Pulse Definition .....	596
15.7.2	DQ Single Pulse .....	599
15.8	Pull Up/Pull Down Driver Characteristics and Calibration.....	600
15.9	Output Driver and Termination Resistance Temperature and Voltage Sensitivity .....	602
<b>16</b>	<b>Die Configuration, Package Ballout, and Pin Definition .....</b>	<b>604</b>
16.1	Package Configuration .....	604
16.1.1	Package Considerations for Byte-Mode Devices .....	604
16.2	Pad Order.....	605

---

**Contents (cont'd)**


---

16.3	Package Ballout.....	606
16.3.1	315-ball 1CHx16 Discrete Package, 0.80 mm x 0.70 mm using MO-338A.....	606
16.3.2	315-ball 2CHx32 Discrete Package, 0.80 mm x 0.70 mm using MO- 338A.....	607
16.3.3	297-ball UFS MCP Two-channel FBGA (Top View) using MO-276 .....	608
16.3.4	LPDDR5 496-ball PoP Quad x16 Channel FBGA using MO-344.....	609
16.3.5	LPDDR5 441-ball x64 Discrete Package, 0.65 mm x 0.65 mm using MO-342 .....	610
16.3.6	305-ball LPDDR5 uMCP 11.5 mm x 13 mm: Pitch = 0.5 mm using MO-276 .....	611
16.3.7	563-ball 4-channel Discrete Package 0.35(X) * 0.4(Y) mm Pitch using MO-350B.....	612
16.3.8	563-ball 4-channel Discrete Package 0.35(X) * 0.4(Y) mm Pitch using MO-350B.....	613
16.3.9	LPDDR5/5X 561-ball 0.4(X) x0.4(Y) mm Pitch FBGA Ballout using MO-352.....	614
16.4	Package Die Layout.....	616
16.5	Package Configuration .....	617
16.6	ZQ Wiring.....	618
<b>Annex A</b>	<b>— (Informative) Differences between JESD209-5B and JESD209-5A.....</b>	<b>619</b>
<b>Annex B</b>	<b>— (Informative) Differences between JESD209-5C and JESD209-5B.....</b>	<b>629</b>

## Contents (cont'd)

---

### List of Figures

	Page
Figure 1 — BG Mode Configuration Example (One Channel Shown) .....	5
Figure 2 — 8B Mode Configuration Example (One Channel Shown) .....	6
Figure 3 — 16B Mode Configuration Example (One Channel Shown) .....	7
Figure 4 — Read Operation BG Mode, CKR (WCK vs. CK) = 4:1, BL=16 .....	9
Figure 5 — Read Operation BG Mode, CKR (WCK vs. CK) = 4:1, BL=32 .....	10
Figure 6 — Read Operation 8B mode, CKR (WCK vs. CK) = 4:1, BL=32 (not Applicable to LPDDR5X SDRAM) .....	11
Figure 7 — Read Operation 16B Mode, CKR (WCK vs. CK) = 4:1, BL=16 .....	12
Figure 8 — Read Operation 16B Mode, CKR (WCK vs. CK) = 4:1, BL=32 .....	13
Figure 9 — Clocking and Interface Relationship: Write to Read timing, 16B Mode, CKR=4:1, BL=16, WCK Always On mode .....	24
Figure 10 — Clocking and Interface Relationship: Write to Read Timing, 16B Mode, CKR=2:1, BL=16, WCK Always On Mode .....	24
Figure 11 — Block Diagram of an Example System: CKR=4:1 .....	25
Figure 12 — Requirement for Voltage Ramp Control .....	27
Figure 13 — Power Ramp and Initialization Sequence .....	28
Figure 14 — Background ZQ Calibration Timing .....	34
Figure 15 — Background to Command-based Switching when DVFSQ is not Active .....	36
Figure 16 — Command-based to Background Switching when DVFSQ is not Active .....	37
Figure 17 — Background to Command-based Switching when DVFSQ is Active .....	37
Figure 18 — Command-based to Background Switching when DVFSQ is Active .....	38
Figure 19 — ZQCal Timing .....	40
Figure 20 — Initialization to Background Calibration Flow Chart, no DVFSQ Support .....	42
Figure 21 — Initialization to Command-based Calibration Flow Chart, no DVFSQ Support, Option 1 (Check Initiator) .....	43
Figure 22 — Initialization to Command-based Calibration Flow Chart, no DVFSQ Support, Option 2 (Ignore Initiator) .....	44
Figure 23 — Initialization to Background Calibration Flow Chart, with DVFSQ Support .....	45
Figure 24 — Initialization to Command-based Calibration Flow Chart, with DVFSQ Support .....	46
Figure 25 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (WCK Frequency Change) .....	51
Figure 26 — Entering Command Bus Training Mode and CA Training Pattern Input and Output .....	52
Figure 27 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (Fixed WCK Frequency) .....	53
Figure 28 — Consecutive CA input and Exiting Command Bus Training Mode .....	54
Figure 29 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (Background ZQ Calibration) .....	57
Figure 30 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (Command-based ZQ Calibration) .....	58
Figure 31 — Consecutive CA input and Exiting Command Bus Training Mode .....	59
Figure 32 — Consecutive CA input and Exiting Command Bus Training Mode .....	60

## Contents (cont'd)

Figure 33 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (WCK Frequency Change) .....	65
Figure 34 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (Fixed WCK Frequency) .....	66
Figure 35 — CA Pattern Input/Output to Vref Setting Input .....	67
Figure 36 — Consecutive CA training pattern Input/Output .....	68
Figure 37 — Exiting Command Bus Training Mode .....	69
Figure 38 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (Background ZQ Calibration) .....	72
Figure 39 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (Command-based ZQ Calibration) .....	73
Figure 40 — Exiting Command Bus Training Mode (Background ZQ Calibration) .....	74
Figure 41 — Exiting Command Bus Training Mode (Command-based ZQ Calibration) .....	75
Figure 42 — WCK2CK Leveling entry and Leveling Result Output .....	77
Figure 43 — Consecutive WCK2CK Leveling and WCK2CK Leveling Exit .....	77
Figure 44 — Duty Cycle Adjuster Range .....	81
Figure 45 — Relationship between WCK Waveform and DCA Code Change (Example) .....	82
Figure 46 — Relationship between WCK Waveform and DQS_t/c and DQ Output (Example) .....	83
Figure 47 — DCM Timing Example .....	88
Figure 48 — Read to Read DQ Calibration Timing: BG Mode, CKR=4:1, BL=16, tRPST=2.5nWCK ...	91
Figure 49 — Read DQ Calibration to Read DQ Calibration Timing: BG Mode, CKR=4:1, BL=16, tRPST=2.5nWCK .....	92
Figure 50 — READ DQ CALIBRATION following Power Down State .....	94
Figure 51 — Consecutive Write FIFO Operation Timing for BG Mode: CKR (WCK vs. CK) = 4:1 .....	102
Figure 52 — Consecutive Read FIFO Operation Timing for BG Mode: CKR (WCK vs. CK) = 4:1 .....	103
Figure 53 — Consecutive Write FIFO Operation Timing: WCK-RDQS_t/Parity Training is Enabled for BG Mode: CKR (WCK vs. CK) = 4:1 .....	104
Figure 54 — Consecutive Read FIFO Operation Timing: WCK-RDQS_t/Parity Training is Enabled for BG Mode: CKR (WCK vs. CK) = 4:1 .....	105
Figure 55 — Write FIFO to Read FIFO Timing for BG Mode: CKR (WCK vs. CK) = 4:1 .....	106
Figure 56 — Read FIFO to Write FIFO Timing for BG mode: CKR (WCK vs. CK) = 4:1 .....	107
Figure 57 — RDQS Toggle Mode Entry Timing Example .....	110
Figure 58 — RDQS Toggle Mode Exit Timing Example .....	110
Figure 59 — Enhanced RDQS Training Mode Entry Timing .....	113
Figure 60 — Enhanced RDQS Training Mode Exit Timing .....	113
Figure 61 — Read Operation during Enhanced RDQS Training Mode .....	114
Figure 62 — Rx Offset Calibration Training Timing .....	119
Figure 63 — LPDDR5: Simplified Bus Interface State Diagram .....	121
Figure 64 — Sub-State Diagram-1 Related with MRR, MRW, CAS, WFF, RFF, RDC, and MPC Command .....	122
Figure 65 — Sub-State Diagram-2: Related with MPC State .....	123
Figure 66 — Aligned WCK to CK (Left) and Misaligned WCK to CK (Right) .....	193

## Contents (cont'd)

Figure 67 — LPDDR5 WCK2CK Sync Operation by CAS Command with Write Sync Operand Enabled: CKR=4:1 .....	195
Figure 68 — LPDDR5 WCK2CK Sync Operation by CAS Command with Write Sync Operand Enabled: CKR=2:1 .....	195
Figure 69 — LPDDR5 WCK2CK Sync Operation by CAS Command with Read Sync Operand Enabled: CKR=4:1 .....	195
Figure 70 — LPDDR5 WCK2CK Sync Operation by CAS Command with Fast Sync Operand Enabled: CKR=4:1 .....	196
Figure 71 — WCK2CK Sync Operation Followed by a WRITE Command .....	197
Figure 72 — WCK2CK Sync Operation Followed by a READ Command .....	199
Figure 73 — Minimum Latency WCK2CK Sync Operation for CAS(W <sub>S</sub> _FS=1) .....	205
Figure 74 — WCK2CK Sync Operation for Read Operation with CAS(W <sub>S</sub> _FS=1) with Command Gap .....	205
Figure 75 — Minimum Gap Rank to Rank Read Operation with WCK2CK Sync after Completing DQ Burst in One Rank .....	207
Figure 76 — Simultaneous WCK2CK Sync Process for Multi-ranks (Especially Two Ranks): WCK Always Run Mode is Enabled .....	208
Figure 77 — CAS(W <sub>S</sub> _OFF) Timing: Continuing WCK Toggling .....	209
Figure 78 — CAS(W <sub>S</sub> _OFF) Timing: WCK Toggling and Stable .....	209
Figure 79 — CAS(W <sub>S</sub> _OFF) Timing: In case of tWCKSTOP and tWCKENL_FS Overlap .....	210
Figure 80 — Write Sync Off Timing BG Mode, CKR (WCK vs. CK) = 4:1, BL=16 .....	216
Figure 81 — Write Sync Off Timing (WCK2CK Sync is Expired), BG Mode, CKR(WCK vs. CK) = 4:1, BL=16 .....	216
Figure 82 — Write Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=32 .....	217
Figure 83 — Masked Write Sync Off Timing BG Mode : CR (WCK vs. CK) = 4:1 BL=16 .....	217
Figure 84 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=16, tRPST=2.5nWCK .....	218
Figure 85 — Read Sync Off Timing (WCK2CK Sync is Expired) BG Mode, CKR=4:1, BL=16, tRPST=2.5nWCK .....	218
Figure 86 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=16 tRPST=4.5nWCK .....	219
Figure 87 — Read Sync Off Timing (WCK2CK Sync is expired) BG Mode, CKR=4:1 BL=16, tRPST=4.5nWCK .....	219
Figure 88 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=32, tRPST=2.5nWCK .....	220
Figure 89 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=32, tRPST=4.5nWCK .....	220
Figure 90 — WCK Always on Mode Starting with WCK2CK-Sync Operation Followed by a Write Command: 16B Mode .....	222
Figure 91 — WCK Always on Mode Starting with WCK2CK-Sync Operation Followed by a Read Command: BG Mode, NT-ODT Disable .....	223
Figure 92 — Write to CAS(W <sub>S</sub> _OFF) Timing: 16B Mode, CKR4:1, tWCKPST=6.5tWCK .....	224
Figure 93 — Read to CAS(W <sub>S</sub> _OFF) Timing: 16B Mode, CKR4:1, tWCKPST=6.5tWCK .....	225
Figure 94 — Activate Command for 8B/16B Mode .....	226
Figure 95 — Activate Command with Activate1 and Activate-2 Spacing for 8B/16B Mode .....	227

## Contents (cont'd)

Figure 96 — Activate Command for BG Mode .....	227
Figure 97 — 8 Banks tFAW Timing .....	228
Figure 98 — BG Mode tFAW Timing.....	229
Figure 99 — Burst Read Followed by Precharge: 16B Mode, CKR = 4:1, BL=16 .....	231
Figure 100 — Burst Read Followed by Precharge: 16B Mode, CKR = 4:1, BL=32 .....	232
Figure 101 — Burst Write Followed by Precharge: 16B Mode, CKR = 4:1, BL=16.....	233
Figure 102 — Command Input Timing with RAS Lock .....	234
Figure 103 — Delay Time from Write to Read with Auto Precharge: 16B Mode .....	235
Figure 104 — Burst Read with Auto-Precharge: 16B Mode.....	236
Figure 105 — Burst Write with Auto- Precharge: 16B Mode .....	237
Figure 106 — Burst Read Operation: BG Mode, CKR=4:1 .....	240
Figure 107 — Back to Back Read Operation with BL/n, BG Mode, CKR = 4:1, tRPST = 4.5tWCK, tWCKPST = 6.5tWCK.....	241
Figure 108 — Back to Back Read Operation without Additional WCK2CK Sync Sequence, BG Mode, CKR = 4:1, tWCKPST = 6.5tWCK.....	242
Figure 109 — Back to Back Read Operation with Additional WCK2CK Sync Sequence, BG Mode, CKR = 4:1, tWCKPST = 6.5tWCK.....	243
Figure 110 — Read Operation followed by Write Operation without Additional WCK2CK-sync Sequence, BG Mode, CKR = 4:1, tWCKPST = 6.5tWCK .....	244
Figure 111 — Read Operation Followed by Write Operation with Additional WCK2CK-sync Sequence, BG Mode, CKR = 4:1, tWCKPST = 6.5tWCK .....	245
Figure 112 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks .....	246
Figure 113 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks .....	246
Figure 114 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks .....	246
Figure 115 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks .....	247
Figure 116 — Read Timing with RDQS and Related Timing Parameters: BG Mode, CKR=4:1 .....	248
Figure 117 — Read Timing with Differential RDQS Mode: BG Mode, CKR=4:1 .....	249
Figure 118 — Read Timing with Single-ended RDQS_t Mode: BG Mode, CKR=4:1.....	250
Figure 119 — Read Timing with Single-ended RDQS_c Mode: BG Mode, CKR=4:1 .....	250
Figure 120 — READ16 to READ16 2nCK Gap Operation: CKR (WCK vs. CK) = 4:1, tRPST=2.5nWCK.....	252
Figure 121 — BG Mode Read32 Operation: CKR (WCK vs. CK) = 4:1, tRPST=2.5nWCK .....	253
Figure 122 — Burst Write Operation: 16B mode, CKR=4:1, tWCKPST=2.5tWCK .....	257
Figure 123 — Back to Back Write Operation with BL/n: 16B Mode, WCK:CK = 4:1, tWCKPST=2.5tWCK.....	257
Figure 124 — Back to Back Write Operation without Additional WCK2CK-sync Sequence: 16B Mode, WCK:CK = 4:1, tWCKPST=2.5tWCK.....	258
Figure 125 — Back To Back Write Operation Requiring a New WCK2CK-sync Sequence: 16B Mode, WCK:CK = 4:1, tWCKPST=2.5tWCK.....	259
Figure 126 — Write Operation Followed by Read Operation with Additional WCK2CK-sync Sequence: 16B Mode, WCK:CK = 4:1, tWCKPST = 2.5tWCK) .....	260
Figure 127 — Write Latency Timing .....	266
Figure 128 — Write Recovery Latency Timing .....	268

## Contents (cont'd)

---

Figure 129 — Masked Write Command: Same Bank Group/Same Bank Operation Timing without any other DQ Operation Commands in BG Mode .....	270
Figure 130 — Masked Write Command - Same Bank Group/Different Bank Operation Timing without any other DQ Operation Commands in BG Mode .....	270
Figure 131 — Masked Write Command - Different Bank Group Operation Timing in BG Mode.....	271
Figure 132 — Masked Write Command - Different Bank Operation Timing in 8-Bank Mode (BL32 only) .....	271
Figure 133 — Masked Write Command - 16 Bank Mode (WCK:CK = 2:1).....	272
Figure 134 — All-Bank Refresh Operation.....	283
Figure 135 — Per-Bank Refresh Operation.....	283
Figure 136 — Postponing Refresh Commands (Example).....	286
Figure 137 — Pulling-in Refresh Commands (Example).....	286
Figure 138 — Extra Refresh (Example) .....	286
Figure 139 — Optimized Refresh Operation .....	289
Figure 140 — Optimized Refresh Operation Example for REFab (Completion of the Bank Count by One REFab Command) .....	290
Figure 141 — Optimized Refresh Operation Example for REFpb (Completion of the Bank Count by 8 REFpb Commands) .....	290
Figure 142 — Inefficient Optimized Refresh Operation Example .....	290
Figure 143 — Self Refresh Entry/Exit Timing.....	292
Figure 144 — Self Refresh Entry/Exit Timing with Power Down Entry/Exit .....	293
Figure 145 — Self Refresh Entry with PD="1" Timing.....	294
Figure 146 — Command Input Timing after Power Down Exit during Self Refresh .....	295
Figure 147 — Clock Stop and Restart Timing during Self Refresh .....	296
Figure 148 — Command Input Timing after Clock is Restarted during Self Refresh.....	296
Figure 149 — MRR, MRW, WFF, RFF, RDC, and MPC Commands Issuing Timing during tXSR .....	298
Figure 150 — Basic Power-Down Entry and Exit Timing .....	302
Figure 151 — Basic Power-Down Entry and Exit Timing: CS ODT Enable.....	303
Figure 152 — Basic Power-Down Entry and Exit Timing during WCK2CK Sync State .....	304
Figure 153 — Activate to Power Down Entry without Clock Stop/Frequency Change.....	305
Figure 154 — All Bank Precharge to Power Down Entry without Clock Stop/Frequency Change.....	306
Figure 155 — Per Bank Precharge to Power Down Entry without Clock Stop/Frequency Change .....	307
Figure 156 — Read and Read with AP to Power-Down Entry: 8B Mode CKR=4:1, NT-ODT=Disable.....	308
Figure 157 — Read and Read with AP to Power-Down Entry: 16B Mode CKR=2:1, NT-ODT=Disable.....	309
Figure 158 — Read with AP to Power-Down Entry: 16B Mode CKR=4:1 NT-ODT=Enable.....	310
Figure 159 — Read and Read with AP to Power-Down Entry: BG Mode CKR=4:1 NT-ODT=Enable.....	311
Figure 160 — Write and Masked Write to Power-Down Entry .....	312
Figure 161 — Write with AP and Masked Write with Auto Precharge to Power-Down Entry .....	313
Figure 162 — Mode Register Read to Power-Down Entry: 8B Mode CKR=4:1.....	314
Figure 163 — Mode Register Read to Power-Down Entry: 16B Mode CKR=2:1.....	315
Figure 164 — Mode Register Read to Power-Down Entry: 16B Mode CKR=4:1 NT-ODT=Enable .....	316

## Contents (cont'd)

Figure 165 — Mode Register Read to Power-Down Entry: BG Mode CKR=4:1 NT-ODT=Enable.....	317
Figure 166 — Mode Register Write to Power Down Entry.....	318
Figure 167 — CAS(WS_FS) to Power Down Entry .....	318
Figure 168 — CAS_WS_FS Command Followed by Power Down Entry Command: Clock Frequency = 800 MHz.....	319
Figure 169 — CAS_WS_FS Command Followed by Power Down Entry Command: Clock Frequency = 938 MHz .....	320
Figure 170 — Multi Purpose Command for Start ZQ Calibration to Power-Down Entry .....	321
Figure 171 — Multi Purpose Command for ZQ Latch Command to Power-Down Entry .....	321
Figure 172 — MPC for Start WCK2DQI Interval Oscillator to Power-Down Entry .....	322
Figure 173 — MPC for Stop WCK2DQI Interval Oscillator to Power-Down Entry .....	322
Figure 174 — MPC for Start WCK2DQO Interval Oscillator to Power-Down Entry .....	322
Figure 175 — MPC for Stop WCK2DQO Interval Oscillator to Power-Down Entry .....	323
Figure 176 — MPC for Start WCK2DQI Interval Oscillator to Self Refresh with Power-Down Entry ..	323
Figure 177 — MPC for Stop WCK2DQI Interval Oscillator to Self Refresh with Power-Down Entry ..	324
Figure 178 — MPC for Start WCK2DQO Interval Oscillator to Self Refresh with Power-Down Entry	324
Figure 179 — MPC for Stop WCK2DQO Interval Oscillator to Self Refresh with Power-Down Entry.	325
Figure 180 — MPC for Start WCK2DQI Interval Oscillator to Power-Down Entry during Self Refresh.....	325
Figure 181 — MPC for Start WCK2DQI Interval Oscillator to Deep Sleep Mode Entry.....	326
Figure 182 — MPC for Stop WCK2DQI Interval Oscillator to Deep Sleep Mode Entry.....	326
Figure 183 — MPC for Start WCK2DQO Interval Oscillator to Deep Sleep Mode Entry .....	326
Figure 184 — MPC for Stop WCK2DQO Interval Oscillator to Deep Sleep Mode Entry .....	327
Figure 185 — MPC for Start WCK2DQI Interval Oscillator to Deep Sleep Entry during Self Refresh..	327
Figure 186 — Power Down Entry to CK and WCK Stop Timing.....	328
Figure 187 — Self Refresh with Power Down Entry to CK and WCK Stop Timing.....	328
Figure 188 — Deep Sleep Mode Entry to CK and WCK Stop Timing.....	329
Figure 189 — Power-Down Entry and Exit Timing with CS ODT Behavior Option .....	330
Figure 190 — Deep Sleep Mode State Diagram.....	333
Figure 191 — Deep Sleep Mode Entry in IDLE State and Exit Timing: CS ODT Disable .....	334
Figure 192 — Deep Sleep Mode Entry in IDLE State and Exit Timing: CS ODT Enable .....	335
Figure 193 — Deep Sleep Mode Entry in Self Refresh State and Exit Timing: CS ODT Disable .....	336
Figure 194 — Deep Sleep Mode Entry in Self Refresh State and Exit Timing: CS ODT Enable .....	337
Figure 195 — Mode Register Read Operation: BG Mode .....	340
Figure 196 — READ to MRR Timing: 16B Mode, CKR=4:1 .....	341
Figure 197 — Write to MRR Timing: 16B Mode, CKR=4:1 .....	342
Figure 198 — MRR following Power Down State.....	343
Figure 199 — Mode Register Write Timing.....	344
Figure 200 — Frequency Set Point Switching Timing.....	347
Figure 201 — Update Timing to Data Rate over 6400 Mbps.....	348
Figure 202 — Update Timing to Data Rate Equal or Less Than 6400 Mbps.....	348
Figure 203 — Training Three Frequency Set Points .....	350
Figure 204 — Switching Between Two Trained Frequency Set-Points (Example) .....	351



## Contents (cont'd)

Figure 205 — Switching to a Third Trained Frequency Set-Point (Example) .....	351
Figure 206 — Functional Representation of Command/Address bus ODT .....	352
Figure 207 — On Die Termination for Command/Address Bus .....	355
Figure 208 — ODT for Clock and Command/Address Setting Update Timing.....	356
Figure 209 — ODT for CS Setting Update Timing.....	356
Figure 210 — Functional Representation of Data Bus ODT .....	357
Figure 211 — Asynchronous ODTon/ODTOff Timing .....	359
Figure 212 — On Die Termination for Data Bus .....	360
Figure 213 — Functional Representation of WCK ODT .....	363
Figure 214 — Functional Representation of CS .....	364
Figure 215 — On Die Termination for CS .....	365
Figure 216 — DRAM ODT Configuration of Non-target DRAM ODT Mode.....	366
Figure 217 — ODT, NT ODT Timing for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16 .....	382
Figure 218 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=0 <sub>B</sub> ) .....	383
Figure 219 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=1 <sub>B</sub> ) .....	384
Figure 220 — Write to Read Rank2Rank Operation (MR0 OP[0]=0 <sub>B</sub> ) .....	385
Figure 221 — Write to Read Rank2Rank Operation (MR0 OP[0]=1 <sub>B</sub> ) .....	386
Figure 222 — NT-ODT Turned On Timing by MRW Command.....	387
Figure 223 — NT-ODT Turned Off Timing by MRW Command.....	387
Figure 224 — NT-ODT Value Change by MRW Command.....	388
Figure 225 — NT-ODT's Turned On Timing Associated with DMI Activated: In case of Read DBI Enable .....	388
Figure 226 — Timing Constraint from MRW Command to Other Command.....	389
Figure 227 — ODT, NT ODT Timing for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16 .....	397
Figure 228 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=1 <sub>B</sub> ) .....	400
Figure 229 — ODT, NT ODT Timing for Read BG Mode: CKR (WCK vs. CK) = 4:1, BL=16 RDQS = Disabled, MR0 OP[0]=1 <sub>B</sub> .....	401
Figure 230 — NT ODT State at Idle.....	405
Figure 231 — NT ODT Timing at Write X for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16 ...	406
Figure 232 — ODT, NT ODT Timing for Write with Link ECC BG Mode: CKR (WCK vs. CK) = 4:1, BL=16 .....	406
Figure 233 — NT ODT Timing at Write X with Write Link ECC for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16 .....	407
Figure 234 — Write to Read Rank2Rank Operation (MR0 OP[0]=1 <sub>B</sub> ) .....	408
Figure 235 — Write to Read Rank2Rank Operation with Link ECC (MR0 OP[0]=1 <sub>B</sub> ) .....	409
Figure 236 — Delay Time from Read with Auto Precharge to Clock Stop : 16B mode, CKR=4:1, tRPST=0.5nWCK, tWCKPST=2.5nCK, nRBTP=0nCK .....	412
Figure 237 — Delay Time from Read with Auto Precharge to Clock Stop : BG mode, CKR=4:1, tRPST=2.5nWCK, tWCKPST=4.5nWCK .....	412
Figure 238 — Delay Time from Write with Auto Precharge to Clock Stop : 16B Mode, CKR=4:1, tWCKPST=2.5nWCK .....	413
Figure 239 — Delay Time from REFab, REFpb, SRX, and ZQCal Start to Clock Stop .....	413

## Contents (cont'd)

Figure 240 — Delay Time from Write FIFO to Clock Stop: 16B Mode, CKR=4:1, tWCKPST=2.5nWCK .....	414
Figure 241 — Delay Time from Read FIFO to Clock Stop: 16B Mode, CKR=4:1, tWCKPST=2.5nWCK (MR0 OP[0]=1B).....	414
Figure 242 — VRCG Enable Timing .....	416
Figure 243 — VRCG Disable Timing .....	416
Figure 244 — V <sub>REF</sub> (CA) Update Timing: VRCG is High Current Mode.....	417
Figure 245 — V <sub>REF</sub> (CA) Update Timing: VRCG is Normal Operation .....	417
Figure 246 — V <sub>REF</sub> (DQ) Update Timing: VRCG is High Current Mode.....	418
Figure 247 — V <sub>REF</sub> (DQ) Update Timing: VRCG is Normal Operation .....	418
Figure 248 — Temp Sensor Timing .....	420
Figure 249 — Interval Oscillator Offset_Temp.....	424
Figure 250 — Interval Oscillator Offset_Volt.....	424
Figure 251 — In Case of WCK2DQI Interval Oscillator is Stopped by MPC Command.....	427
Figure 252 — In Case of WCK2DQI Interval Oscillator is Stopped by Interval Timer .....	427
Figure 253 — In Case of WCK2DQO Interval Oscillator is Stopped by MPC Command.....	428
Figure 254 — In Case of WCK2DQO Interval Oscillator is Stopped by Interval Timer .....	428
Figure 255 — WCK2DQI/WCK2DQO Interval Oscillator Start/Stop Command Constraints Timing ...	429
Figure 256 — The Frequency Range Supported by DVFS and Enhanced DVFS Mode .....	433
Figure 257 — DVFS High (VDD2H) to Low (VDD2L) Transition.....	433
Figure 258 — DVFS Low (VDD2L) to High (VDD2H) Transition.....	434
Figure 259 — Example DVFS/Enhanced DVFS Block Diagram.....	434
Figure 260 — DVFSQ High (VDDQ) to Low Transition Flow Chart .....	436
Figure 261 — DVFSQ High (VDDQ) to Low Transition Timing .....	436
Figure 262 — DVFSQ Low (VDDQ) to High (VDDQ) Transition Flow Chart without VRCG.....	437
Figure 263 — DVFSQ Low (VDDQ) to High Transition Timing without VRCG during VddQ Ramp .	438
Figure 264 — DVFSQ Low (VDDQ) to High (VDDQ) Transition Flow Chart with VRCG.....	439
Figure 265 — DVFSQ Low (VDDQ) to High Transition with VRCG .....	439
Figure 266 — Data Copy Granularity and Reference Data Configuration in BL32.....	440
Figure 267 — Example of Write Data Copy Function Timing Diagram.....	442
Figure 268 — Example of Read Data Copy Function Timing Diagram .....	444
Figure 269 — Write X Timing at Sync Off: BG Mode, CKR (WCK vs. CK) = 4:1, BL=16 .....	446
Figure 270 — Consecutive Write and Write X Timing at Sync Off: BG Mode, CKR (WCK vs. CK) = 4:1, BL=16 .....	446
Figure 271 — Consecutive Write and Write X Timing at Sync: BG Mode, CKR (WCK vs. CK) = 4:1, BL=16 .....	447
Figure 272 — Write with Write X Issuing Timing at Sync State.....	447
Figure 273 — CAS_WRX Command Timing after WCK2CK Sync State is Expired .....	448
Figure 274 — Guard Key Timing Diagram.....	450
Figure 275 — PPR Timing .....	451
Figure 276 — DFE Pre-Drive Requirement .....	463
Figure 277 — Per-pin DFE Pre-Drive Requirement.....	464
Figure 278 — Stretched Mode Register Write Command Period .....	465

## Contents (cont'd)

Figure 279 — Stretched Mode Register Set Command Delay .....	465
Figure 280 — Write Command Showing Link ECC Transfer .....	468
Figure 281 — Read Command Showing Link ECC Transfer .....	469
Figure 282 — Data Flow on a Memory Write Operation .....	472
Figure 283 — Data Flow on a Memory Read Operation .....	473
Figure 284 — Timing Relationship among CK, WCK, and RDQS .....	475
Figure 285 — SE to Differential CK and Write DQS -FSP Switching Timing.....	476
Figure 286 — Differential to SE CK and Write DQS -FSP Switching Timing.....	477
Figure 287 — VRCG Status Change to High Current Mode: Single-ended Clock Case .....	477
Figure 288 — VRCG Status Change to High Current Mode: Differential Clock Case.....	477
Figure 289 — Enhanced WCK Always On Mode Timing Example .....	480
Figure 290 — Write Timing Diagram (BG Mode, CKR=4:1, BL32) Example for BL/n, BL/n_min, and BL/n_max .....	483
Figure 291 — DC Voltage Range .....	531
Figure 292 — VDDQ Tolerance Definition in Allowable Range .....	531
Figure 293 — Zprofile Z(f) of the System at the DRAM Package Solder Ball (without the DRAM Component) .....	532
Figure 294 — A Simplified Z(f) System Electrical Model and Frequency Response of the Behavioral PDN Electrical Load Model without the DRAM Component per Voltage Domain per Channel.....	533
Figure 295 — Overshoot and Undershoot Definition.....	537
Figure 296 — CK Differential Input Voltage .....	538
Figure 297 — Definition of Differential Clock Peak Voltage .....	539
Figure 298 — Clock Single-ended Input Voltage.....	540
Figure 299 — Differential Input Slew Rate Definition for CK_t, CK_c.....	541
Figure 300 — Differential Input Slew Rate Definition for CK_t, CK_c.....	542
Figure 301 — WCK Differential Input Voltage .....	543
Figure 302 — Definition of Differential WCK Peak Voltage .....	544
Figure 303 — WCK Single-ended Input Voltage.....	545
Figure 304 — Differential Input Slew Rate Definition for WCK_t, WCK_c .....	546
Figure 305 — Vix Definition (WCK).....	548
Figure 306 — Single Ended Output Slew Rate Definition .....	549
Figure 307 — Differential Output Slew Rate Definition.....	550
Figure 308 — Driver Output Reference Load for Timing .....	551
Figure 309 — Single Ended Mode WCK Input Voltage .....	552
Figure 310 — Single Ended Mode WCK Pulse .....	552
Figure 311 — Single-ended Mode CK Input Voltage .....	553
Figure 312 — Single-ended Mode CK Pulse.....	554
Figure 313 — tLZ(RDQS) Method for Calculating Transitions and End Point .....	555
Figure 314 — tHZ(RDQS) Method for Calculating Transitions and End Point .....	556
Figure 315 — tLZ(DQ) Method for Calculating Transitions and End Point.....	557
Figure 316 — tHZ(DQ) Method for Calculating Transitions and End Point .....	558
Figure 317 — N-UI DQ to RDQS Output Timing Definitions .....	585

## Contents (cont'd)

---

Figure 318 — DQ Eye Width Per Pin (tQW) .....	586
Figure 319 — Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 0 UI Mismatch .....	586
Figure 320 — Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 3 UI Mismatch .....	587
Figure 321 — Synchronous Mode CS Rx Mask Definition .....	589
Figure 322 — Synchronous Mode CS Rx Single Pulse Definition .....	589
Figure 323 — Synchronous Mode CS Timings at the DRAM Pin .....	590
Figure 324 — Asynchronous Mode ViHPD and ViLPD at Power Down Exit .....	590
Figure 325 — CA Rx Mask Definition .....	592
Figure 326 — CA Rx Single Pulse Definition .....	592
Figure 327 — CA Timings at the DRAM Pins .....	593
Figure 328 — CK <sub>t</sub> Rising Edge CA Mask .....	595
Figure 329 — CK <sub>t</sub> Falling Edge CA Mask .....	595
Figure 330 — DQ, DMI, Parity, and DBI Rx Mask Definition .....	596
Figure 331 — DQ to WCK tWCK2DQI and tDQ2DQ Timings at the DRAM Pins Referenced from the Internal Latch .....	596
Figure 332 — DQ, DMI, Parity, and DBI Rx Single Pulse Definition .....	597
Figure 333 — LPDDR5X DQ Single Input Pulse Definition .....	599
Figure 334 — Example of Rank Assignment for a Single-channel Dual-rank Package .....	604
Figure 335 — Example of Rank Assignment for a Single-Channel Dual-Rank Package .....	617

## Contents (cont'd)

### List of Tables

	Page
Table 1 — Pad Definition and Description.....	3
Table 2 — Pins Per-Byte Signal List/Description for Link Protection Disabled.....	4
Table 3 — Pins Per-Byte Signal List/Description for Link Protection Enabled.....	4
Table 4 — LPDDR5 Address Translation Table <sup>1,2,3</sup> .....	8
Table 5 — LPDDR5X Address Translation Table <sup>1,2</sup> .....	8
Table 6 — LPDDR5 SDRAM x16 Mode Addressing for BG Mode (4Banks/4Bank Groups) <sup>1,2,3,4</sup> .....	14
Table 7 — LPDDR5 SDRAM x8 Mode Addressing for BG Mode <sup>1,2,3,4</sup> .....	15
Table 8 — LPDDR5 SDRAM x16 Mode Addressing for 8B Mode (Does not Apply to LPDDR5X SDRAM) <sup>1,2,3,4</sup> .....	16
Table 9 — LPDDR5 SDRAM x8 Mode Addressing for 8B Mode (does not Apply to LPDDR5X SDRAM) <sup>1,2,3,4</sup> .....	17
Table 10 — LPDDR5 SDRAM x16 mode Addressing for 16B Mode <sup>1,2,3,4</sup> .....	18
Table 11 — LPDDR5 SDRAM x8 mode Addressing for 16B Mode <sup>1,2,3,4</sup> .....	19
Table 12 — LPDDR5 Speed Grades.....	20
Table 13 — LPDDR5X Speed Grades <sup>5</sup> .....	21
Table 14 — Burst Sequence for READ (8Bank Mode) (not Applicable to LPDDR5X SDRAM) <sup>1,2</sup> .....	22
Table 15 — Burst Sequence for READ (4Bank/ 4Bank Group Mode or 16Bank Mode) <sup>1,2</sup> .....	22
Table 16 — Burst Sequence for Write <sup>1,2,3,4</sup> .....	22
Table 17 — Example Clock and Interface Signal Frequency Relationship.....	25
Table 18 — MRS Default Setting.....	26
Table 19 — Voltage Ramp Conditions <sup>1,2,3,4</sup> .....	26
Table 20 — Initialization Timing Parameters.....	29
Table 21 — Reset Timing Parameter.....	30
Table 22 — Power Supply Conditions.....	31
Table 23 — Power Supply Conditions.....	31
Table 24 — ZQ Calibration Timing Parameters.....	39
Table 25 — Relation between MR16 OP[3:2] Setting and Physical Register Number.....	47
Table 26 — Relation between MR16 OP[1:0] Setting and Physical Register Number.....	47
Table 27 — Mapping of CA Input Pin and DQ Output Pin.....	49
Table 28 — Command Bus Training AC Timing Table.....	55
Table 29 — Mapping of MR12 OP Code and DQ Numbers.....	63
Table 30 — Mapping of CA Input Pin and DQ Output Pin.....	63
Table 31 — Command Bus Training AC Timing Table.....	70
Table 32 — WCK2CK Leveling Timing Parameters.....	79
Table 33 — Duty Cycle Adjuster Range.....	81
Table 34 — Read DCA Range.....	85
Table 35 — DCM Output Example.....	88
Table 36 — Duty Cycle Monitor Timing.....	88
Table 37 — Invert Mask or Output Data fix0 Assignments in X16 Mode.....	90
Table 38 — Invert Mask or Output Data fix0 Assignments in X8 Mode.....	90
Table 39 — Read DQ Calibration Bit Ordering, Inversion, Output Data fix0 Example for DQ.....	93

## Contents (cont'd)

Table 40 — Read DQ Calibration Bit Ordering, Inversion, Output Data fix0 Example for DMI <sup>1,2,3</sup> .....	93
Table 41 — DMI Output Behavior and Read Latencies for Read DQ Cal. Command .....	95
Table 42 — Relationship between MR Setting and DMI Behavior for RDC Command <sup>2</sup> .....	95
Table 43 — System Operating Condition: Example .....	98
Table 44 — Relationship between MR Setting and FIFO Behavior <sup>8</sup> .....	98
Table 45 — DMI, RDQS_t/Parity Input Behavior for Write FIFO Command .....	99
Table 46 — DMI Output Behavior and Read Latencies for Read FIFO Command <sup>3</sup> .....	100
Table 47 — Relationship between MR Setting and DMI Behavior for RFF and RDC Command .....	100
Table 48 — MR# and Operand which are Prohibited to Change during RDQS Toggle Mode .....	109
Table 49 — MR# and Operand which are Prohibited to Change during Enhanced RDQS Training Mode .....	112
Table 50 — Enhanced RDQS Training Mode Entry and Exit Timings .....	114
Table 51 — Relationship among RDQS_t, Input Data, and Data Written to Cell .....	115
Table 52 — Read/Write-based RDQS_t Training Mode Entry And Exit Timings .....	116
Table 53 — Relationship between MR Setting and Read/Write-based WCK-RDQS_t Training .....	116
Table 54 — DMI, RDQS_t/Parity Input Behavior for Read/Write-based WCK-RDQS_t Training .....	117
Table 55 — DMI Behavior and Read Latencies for Read/Write-based WCK-RDQS_t Training .....	117
Table 56 — System Operating Condition: Example .....	118
Table 57 — Rx Offset Calibration Training Time Parameter .....	119
Table 58 — Mode Register Assignment in LPDDR5 SDRAM (MR8 OP[1:0]=00 <sub>B</sub> ) <sup>1,2,3,4,5</sup> .....	125
Table 59 — Mode Register Assignment in LPDDR5X SDRAM (MR8 OP[1:0]=01 <sub>B</sub> ) <sup>1,2,3,4,5</sup> .....	128
Table 60 — MR0 Register Information (MA [6:0] = 00 <sub>H</sub> ) .....	132
Table 61 — MR0 Definition .....	132
Table 62 — MR1 Register Information (MA[5:0] = 01 <sub>H</sub> ) .....	133
Table 63 — MR1 Definition .....	133
Table 64 — MR2 Register Information (MA [6:0] = 02 <sub>H</sub> ) .....	135
Table 65 — MR2 Register Definition .....	135
Table 66 — nWR Latency .....	138
Table 67 — MR3 Register Information (MA[7:0] = 03 <sub>H</sub> ) .....	139
Table 68 — MR3 Definition .....	139
Table 69 — MR4 Register Information (MA[7:0] = 04 <sub>H</sub> ) .....	140
Table 70 — MR4 definition .....	140
Table 71 — MR5 Register Information (MA[7:0] = 05 <sub>H</sub> ) .....	141
Table 72 — MR5 Definition .....	141
Table 73 — MR6 Register Information (MA[7:0] = 06 <sub>H</sub> ) .....	141
Table 74 — MR6 Definition .....	141
Table 75 — MR7 Register Information (MA[7:0] = 07 <sub>H</sub> ) .....	141
Table 76 — MR7 Definition .....	141
Table 77 — MR8 Register Information (MA[7:0] = 08 <sub>H</sub> ) .....	142
Table 78 — MR8 Definition .....	142
Table 79 — MR9 Register Information (MA[7:0] = 09 <sub>H</sub> ) .....	142
Table 80 — MR9 Definition .....	142
Table 81 — MR10 Register Information (MA [7:0] = 0A <sub>H</sub> ) .....	143
Table 82 — MR10 Definition .....	143

## Contents (cont'd)

Table 83 — MR11 Register Information (MA[7:0] = 0B <sub>H</sub> ) .....	144
Table 84 — MR11 Definition .....	144
Table 85 — MR12 Register Information (MA[5:0] = 0C <sub>H</sub> ) .....	145
Table 86 — MR12 Definition .....	145
Table 87 — MR12 V <sub>REF</sub> (CA) Settings .....	146
Table 88 — MR13 Register Information (MA[5:0] = 0D <sub>H</sub> ) .....	147
Table 89 — MR13 Definition .....	147
Table 90 — MR14 Register Information (MA[7:0] = 0E <sub>H</sub> ) .....	148
Table 91 — MR14 Definition .....	148
Table 92 — MR14 V <sub>REF</sub> (DQ[7:0]) Settings .....	149
Table 93 — MR15 Register Information (MA[6:0] = 0F <sub>H</sub> ) .....	150
Table 94 — MR15 Definition .....	150
Table 95 — OP[6:0] VREF(DQ[15:8]) Settings .....	151
Table 96 — MR16 Register Information (MA[5:0] = 10 <sub>H</sub> ) .....	152
Table 97 — MR16 Definition .....	152
Table 98 — MR17 Register Information (MA[5:0] = 11 <sub>H</sub> ) .....	153
Table 99 — MR17 Definition .....	153
Table 100 — MR18 Register Information (MA[7:0] = 12 <sub>H</sub> ) .....	154
Table 101 — MR18 Definition .....	154
Table 102 — MR19 Register Information (MA[5:0] = 13 <sub>H</sub> ) .....	155
Table 103 — MR19 Definition .....	155
Table 104 — MR20 Register Information (MA[7:0] = 14 <sub>H</sub> ) .....	156
Table 105 — MR20 Definition .....	156
Table 106 — MR21 Register Information (MA[7:0] = 15 <sub>H</sub> ) .....	157
Table 107 — MR21 Definition .....	157
Table 108 — MR22 Register Information (MA[7:0] = 16 <sub>H</sub> ) .....	158
Table 109 — MR22 Definition .....	158
Table 110 — MR23 Register Information (MA[5:0] = 17 <sub>H</sub> ) .....	158
Table 111 — MR23 Definition <sup>1,2</sup> .....	158
Table 112 — Row Address of Masked Segment for x16 Mode <sup>1,2</sup> .....	158
Table 113 — Row Address of Masked Segment for x8 Mode <sup>1,2</sup> .....	158
Table 114 — MR24 Register Information (MA[5:0]=18 <sub>H</sub> ) .....	159
Table 115 — MR24 Definition .....	159
Table 116 — MR25 Register Information (MA[7:0] = 19 <sub>H</sub> ) .....	160
Table 117 — MR25 Definition .....	160
Table 118 — MR26 Register Information (MA[7:0] = 1A <sub>H</sub> ) .....	161
Table 119 — MR26 Definition .....	161
Table 120 — MR27 Register Information (MA[7:0] = 1B <sub>H</sub> ) .....	162
Table 121 — MR27 Definition .....	162
Table 122 — MR28 Register Information (MA[7:0] = 1C <sub>H</sub> ) .....	163
Table 123 — MR28 Definition .....	163
Table 124 — MR29 Register Information (MA[7:0] = 1D <sub>H</sub> ) .....	164
Table 125 — MR29 Definition .....	164
Table 126 — MR30 Register Information (MA[5:0] = 1E <sub>H</sub> ) .....	165

---

**Contents (cont'd)**


---

Table 127 — MR30 Definition.....	165
Table 128 — MR31 Register Information (MA[7:0] = 1F <sub>H</sub> ).....	166
Table 129 — MR31 Definition.....	166
Table 130 — MR31 Invert Register Pin Mapping.....	166
Table 131 — MR32 Register Information (MA[7:0] = 20 <sub>H</sub> ).....	167
Table 132 — MR32 Definition.....	167
Table 133 — MR32 Invert Register Pin Mapping.....	167
Table 134 — MR33 Register Information (MA[7:0] = 21 <sub>H</sub> ).....	168
Table 135 — MR33 Definition.....	168
Table 136 — MR34 Register Information (MA[7:0] = 22 <sub>H</sub> ).....	168
Table 137 — MR34 Definition.....	168
Table 138 — MR35 Register Information (MA[7:0] = 23 <sub>H</sub> ).....	169
Table 139 — MR35 Definition.....	169
Table 140 — MR36 Register Information (MA[7:0] = 24 <sub>H</sub> ).....	169
Table 141 — MR36 Definition.....	169
Table 142 — MR37 Register Information (MA[7:0] = 25 <sub>H</sub> ).....	170
Table 143 — MR37 Definition.....	170
Table 144 — MR38 Register Information (MA[7:0] = 26 <sub>H</sub> ).....	171
Table 145 — MR38 Definition.....	171
Table 146 — MR39 Register Information (MA[7:0] = 27 <sub>H</sub> ).....	171
Table 147 — MR39 Definition.....	171
Table 148 — MR40 Register Information (MA[7:0] = 28 <sub>H</sub> ).....	172
Table 149 — MR40 Definition.....	172
Table 150 — MR41 Register Information (MA[6:0] = 29 <sub>H</sub> ).....	173
Table 151 — MR41 Definition.....	173
Table 152 — MR42 Register Information (MA[7:0] = 2A <sub>H</sub> ).....	174
Table 153 — MR42 Definition.....	174
Table 154 — MR43 Register Information (MA[7:0] = 2B <sub>H</sub> ).....	174
Table 155 — MR43 Definition.....	174
Table 156 — MR44 Register Information (MA[7:0] = 2C <sub>H</sub> ).....	175
Table 157 — MR44 Definition.....	175
Table 158 — MR45 Register Information (MA[7:0] = 2D <sub>H</sub> ).....	176
Table 159 — MR45 Definition.....	176
Table 160 — Updating ECC Syndromes and Error Byte Lane.....	177
Table 161 — MR46 Register Information (MA[5:0] = 2E <sub>H</sub> ).....	177
Table 162 — MR46 definition.....	177
Table 163 — MR47 Register Information (MA[7:0] = 2F <sub>H</sub> ).....	177
Table 164 — MR47 Definition.....	177
Table 165 — MR48 Register Information (MA[7:0] = 30 <sub>H</sub> ).....	178
Table 166 — MR48 Definition.....	178
Table 167 — MR49 Register Information (MA[7:0] = 31 <sub>H</sub> ).....	178
Table 168 — MR49 Definition.....	178
Table 169 — MR50 Register Information (MA[7:0] = 32 <sub>H</sub> ).....	178
Table 170 — MR50 Definition.....	178



## Contents (cont'd)

Table 171 — MR51 Register Information (MA[7:0] = 33 <sub>H</sub> ) .....	178
Table 172 — MR51 Definition .....	178
Table 173 — MR52 Register Information (MA[7:0] = 34 <sub>H</sub> ) .....	178
Table 174 — MR52 Definition .....	178
Table 175 — MR53 Register Information (MA[7:0] = 35 <sub>H</sub> ) .....	179
Table 176 — MR53 Definition .....	179
Table 177 — MR54 Register Information (MA[7:0] = 36 <sub>H</sub> ) .....	179
Table 178 — MR54 Definition .....	179
Table 179 — MR56 Register Information (MA[7:0] = 38 <sub>H</sub> ) .....	179
Table 180 — MR56 Definition .....	179
Table 181 — MR57 Register Information (MA[7:0] = 39 <sub>H</sub> ) .....	180
Table 182 — MR57 Definition <sup>1,2</sup> .....	180
Table 183 — MR58 Register Information (MA[5:0] = 3A <sub>H</sub> ) .....	181
Table 184 — MR58 Definition .....	181
Table 185 — MR60 Register Information (MA[7:0] = 3C <sub>H</sub> ) .....	181
Table 186 — MR60 Definition .....	181
Table 187 — MR69 Register Information (MA[5:0] = 45 <sub>H</sub> ) .....	182
Table 188 — MR69 Definition .....	182
Table 189 — MR70 Register Information (MA[6:0] = 46 <sub>H</sub> ) .....	183
Table 190 — MR70 Definition .....	183
Table 191 — MR71 Register Information (MA[6:0] = 47 <sub>H</sub> ) .....	184
Table 192 — MR71 Definition .....	184
Table 193 — MR72 Register Information (MA[6:0] = 48 <sub>H</sub> ) .....	185
Table 194 — MR72 Definition .....	185
Table 195 — MR73 Register Information (MA[6:0] = 49 <sub>H</sub> ) .....	186
Table 196 — MR73 Definition .....	186
Table 197 — MR74 Register Information (MA[6:0] = 4A <sub>H</sub> ) .....	187
Table 198 — MR74 Definition .....	187
Table 199 — MR75 Register Information (MA[7:0] = 4B <sub>H</sub> ) .....	188
Table 200 — MR75 Definition .....	188
Table 201 — Command Truth Table .....	189
Table 202 — Allowable CAS Command Operand(S) Combination <sup>1,2,3,4</sup> .....	192
Table 203 — CAS Command with WCK2CK Synchronization Bits .....	194
Table 204 — WCK2CK Sync AC Parameters for WRITE Operation <sup>1,2</sup> .....	198
Table 205 — WCK2CK Sync AC Parameters for Read Operation <sup>1,2,3,4,5</sup> .....	200
Table 206 — WCK2CK Sync AC Parameters for Read Operation <sup>1,2,3,4,5</sup> .....	201
Table 207 — WCK2CK Sync AC Parameters for Read Operation <sup>1,2,3,4,5</sup> .....	202
Table 208 — WCK2CK Sync AC Parameters for Read Operation <sup>1,2,3,4</sup> .....	203
Table 209 — WCK2CK Sync AC Parameters for CAS(WS_FS) .....	206
Table 210 — WCK Stop AC Timing .....	210
Table 211 — WCK2CK SYNC Off Timing Definition (16B Mode) for WR16/32, RD16/32, and MWR .....	211
Table 212 — WCK2CK SYNC Off Timing Definition (BG Mode) for WR16/32, RD16/32, and MWR .....	212

## Contents (cont'd)

Table 213 — WCK2CK SYNC Off Timing Definition (8B Mode) for WR16/32, RD16/32, and MWR.....	213
Table 214 — WCK2CK SYNC Off Timing Definition for MRR.....	214
Table 215 — WCK2CK SYNC Off Timing Definition for Training Commands <sup>4</sup> .....	215
Table 216 — CAS(WS_OFF) Command.....	224
Table 217 — Precharge Bank Selection 8 Bank Mode.....	229
Table 218 — Precharge Bank Selection 4 Bank / 4 Bank Group Mode.....	230
Table 219 — Precharge Bank Selection 16 Banks Mode.....	230
Table 220 — Timing Between Commands (PRECHARGE and Auto-PRECHARGE) : DQ ODT is Disable .....	238
Table 221 — Core Timing (tRBTP) .....	246
Table 222 — RDQS Timing Parameters .....	251
Table 223 — RDQS Pattern Definition in Case READ to READ Command Timing is $BL/n + k \cdot nCK$ ( $k=1, 2$ ) <sup>1,2,3,4,5</sup> .....	254
Table 224 — RDQS Pattern Definition in Case READ to READ Command Timing Delay is $BL/n + k \cdot nCK$ ( $k=1, 2, 3$ ) <sup>1,2,3</sup> .....	255
Table 225 - Read Latencies for Read Link ECC Off Case (DVFSC Disabled and Enhanced DVFS Disabled) <sup>1,2,3</sup> .....	261
Table 226 — Read Latencies for Read Link ECC Off Case (DVFSC Enabled and Enhanced DVFS Disabled) <sup>1,2,3</sup> .....	262
Table 227 — Read Latencies for Read Link ECC Off Case (DVFSC Disabled and Enhanced DVFS Enabled) <sup>1,2,3</sup> .....	263
Table 228 — Read Latencies for Read Link ECC on Case (DVFSC Disabled and Enhanced DVFS Disabled) <sup>1,2,3</sup> .....	264
Table 229 — Write Latency <sup>1,2,3,4,5</sup> .....	265
Table 230 — nWR Latency <sup>1,2</sup> .....	267
Table 231 — tCCDMW .....	269
Table 232 — DMI Pin Behavior by Command and Support Function Setting for Write Related Commands <sup>1,2,3</sup> .....	274
Table 233 — DMI Pin Behavior by Command and Support Function Setting for Read and MRR Command <sup>1</sup> .....	276
Table 234 — DMI Pin Behavior by Command and Support Function Setting for RFF and RDC Command <sup>1</sup> .....	277
Table 235 — Bank and Refresh Counter Increment Behavior on the 4Bank/4BG Mode or 16Bank Mode .....	279
Table 236 — Bank and Refresh Counter Increment Behavior on the 8bank Mode.....	280
Table 237 — REFRESH Command Scheduling Separation Requirements for 4Bank /4BG Mode or 16Bank Mode <sup>2</sup> .....	282
Table 238 — REFRESH Command Scheduling Separation Requirements for 8Bank Mode .....	282
Table 239 — REFRESH Command Timing Constraints <sup>1,2,3</sup> .....	285
Table 240 — Refresh Requirement Parameters for BG Mode or 16Bank Mode <sup>1</sup> .....	287
Table 241 — Refresh Requirement Parameters for 8Bank Mode <sup>1</sup> .....	288
Table 242 — Self Refresh AC Timing .....	297
Table 243 — Self Refresh Exit (SRX) Command Timing Constraints .....	298

## Contents (cont'd)

Table 244 — Example of Segment Masking Use in LPDDR5 SDRAM <sup>1</sup> .....	299
Table 245 — Power Down AC Timing .....	331
Table 246 — Read and Read with Precharge to Power Down Entry: NT ODT is Disabled <sup>1</sup> .....	332
Table 247 — Read and Read with Precharge to Power Down Entry: NT ODT is Enabled .....	332
Table 248 — Special Timing to Mode Register Write to Power Down Entry .....	332
Table 249 — Deep Sleep Mode AC Timing Table.....	338
Table 250 — DQ Output Mapping for Lower Byte <sup>1,2</sup> .....	339
Table 251 — DQ Output Mapping for Upper Byte <sup>1,2</sup> .....	340
Table 252 — Mode Register Read/Write AC Timing .....	343
Table 253 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW).....	344
Table 254 — Mode Register Function with Three Physical Registers .....	346
Table 255 — Relation between MR Setting and DRAM Operation.....	347
Table 256 — Frequency Set Point AC Timing Table.....	349
Table 257 — tFC Value Mapping <sup>1</sup> .....	349
Table 258 — tFC Value Mapping Example .....	349
Table 259 — Command/Address Bus ODT State .....	353
Table 260 — ODT DC Electrical Characteristics, Assuming RZQ = 240 $\Omega$ $\pm$ 1% over the Entire Operating Temperature Range After a Proper ZQ Calibration .....	355
Table 261 — ODT Command/Address bus AC Timing Parameter.....	356
Table 262 — ODTLon and ODTLoff Latency Values.....	358
Table 263 — Asynchronous ODT Turn On and Turn Off Timing.....	359
Table 264 — ODT DC Electrical Characteristics, Assuming RZQ = 240 $\Omega$ $\pm$ 1% over the Entire Operating Temperature Range after a proper ZQ Calibration .....	361
Table 265 — ODT DC Electrical Characteristics in Enhanced DVFS Mode: over the Entire Operating Temperature Range <sup>1</sup> .....	362
Table 266 — CS ODT DC Electrical Characteristics, Assuming RZQ = 240 $\Omega$ $\pm$ 1% over the Entire Operating Temperature Range after a Proper ZQ Calibration .....	365
Table 267 — Non-target and Target ODT Status Depending on DRAM State.....	366
Table 268 — Normal Mode vs. NT-ODT Mode for Write Operation.....	367
Table 269 — Normal Mode vs. NT-ODT Mode for Read Operation.....	367
Table 270 — Combination of Target ODT, Non-target ODT, and SoC ODT (NT-ODT Enable Case) ..	368
Table 271 — Combination of Target ODT, Non-target ODT, and SoC ODT (NT-ODT Disable Case: MR11 OP[3]=0 <sub>B</sub> or MR11OP[3]=1 <sub>B</sub> and MR41 OP[7:5]=000 <sub>B</sub> ) .....	369
Table 272 — Combination among Read Link ECC, Data Mask, Write DBI, Read DBI, and Read Data Copy .....	370
Table 273 — Combination among RDQS Mode, WCK-RDQS/Parity Training, Read/Write-based WCK-RDQS_t Training, and Write Link ECC .....	371
Table 274 — MR0 OP[0] for NT-ODT Timing Mode.....	372
Table 275 — ODTLon and ODTLoff Latency Values for Write .....	374
Table 276 — Asynchronous NT-ODT Turn On and Turn off Timing for Write .....	374
Table 277 — ODTLon_RD and ODTLoff_RD Latency Values for Read with RDQS Disabled (MR0 OP[0]=0 <sub>B</sub> ).....	375
Table 278 — ODTLon_RD and ODTLoff_RD Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=000 <sub>B</sub> , 010 <sub>B</sub> , 100 <sub>B</sub> (MR0 OP[0]=0 <sub>B</sub> ) <sup>1</sup> .....	376

## Contents (cont'd)

Table 279 — ODTLon_RD and ODTLoff_RD Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=110 <sub>B</sub> (MR0 OP[0]=0 <sub>B</sub> ) <sup>1</sup> .....	377
Table 280 — ODTLon_RD_DQ and ODTLoff_RD_DQ Latency Values for Read (MR0 OP[0]=1 <sub>B</sub> )...378	
Table 281 — ODTLon_RD_RDQS and ODTLoff_RD_RDQS Latency Values for Read with RDQS Disabled (MR0 OP[0]=1 <sub>B</sub> ) .....	379
Table 282 — ODTLon_RD_RDQS and ODTLoff_RD_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=000 <sub>B</sub> , 010 <sub>B</sub> , 100 <sub>B</sub> (MR0 OP[0]=1 <sub>B</sub> ) <sup>1</sup> .....	380
Table 283 — ODTLon_RD_RDQS and ODTLoff_RD_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]= 110 <sub>B</sub> , 001 <sub>B</sub> , 011 <sub>B</sub> , 101 <sub>B</sub> , and 111 <sub>B</sub> (MR0 OP[0]=1 <sub>B</sub> ) <sup>1</sup> .....	381
Table 284 — Asynchronous NT-ODT Turn On and Turn Off Timing .....	381
Table 285 — NT-ODT AC Timing .....	389
Table 286 — Normal Mode vs. NT-ODT Mode for Write Operation.....	392
Table 287 — Normal Mode vs. NT-ODT Mode for Read Operation.....	392
Table 288 — Combination of Target ODT, Non-target ODT, and SoC ODT (NT-ODT Enable Case) ..	392
Table 289 — Combination of Target ODT, Non-target ODT, and SoC ODT (NT-ODT Disable Case: MR11 OP[3]=0 <sub>B</sub> or MR11OP[3]=1 <sub>B</sub> and MR41 OP[7:5]=000 <sub>B</sub> ) .....	393
Table 290 — Combination among Read Link ECC, Data Mask, Write DBI, Read DBI, and Read Data Copy .....	394
Table 291 — Combination among RDQS Mode, WCK-RDQS/Parity Training, Read/Write-based WCK-RDQS_t Training, and Write Link ECC .....	395
Table 292 — ODTLon and ODTLoff Latency Values for Write <sup>1</sup> .....	398
Table 293 — Asynchronous NT-ODT Turn on and Turn off Timing for Write .....	398
Table 294 — ODTLon_RD_DQ and ODTLoff_RD_DQ Latency Values for Read (MR0 OP[0]=1 <sub>B</sub> )...402	
Table 295 — ODTLon_RD_RDQS and ODTLoff_RD_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=000 <sub>B</sub> , 010 <sub>B</sub> , 100 <sub>B</sub> (MR0 OP[0]=1 <sub>B</sub> ) <sup>1</sup> .....	403
Table 296 — ODTLon_RD_RDQS and ODTLoff_RD_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]= 110 <sub>B</sub> , 001 <sub>B</sub> , 011 <sub>B</sub> , 101 <sub>B</sub> and 111 <sub>B</sub> (MR0 OP[0]=1 <sub>B</sub> ) <sup>1</sup> .....	404
Table 297 — Asynchronous NT-ODT Turn On and Turn Off Timing .....	404
Table 298 — VRCG Enable / Disable Timing .....	416
Table 299 — V <sub>REF</sub> (CA) Update Timing AC Timing Table <sup>5</sup> .....	417
Table 300 — V <sub>REF</sub> (DQ) Update Timing AC Timing Table <sup>5</sup> .....	419
Table 301 — Temperature Sensor .....	420
Table 302 — MPC Command Definition .....	421
Table 303 — MPC Command Definition for OP[7:0].....	421
Table 304 — WCK Oscillator Matching Error Specification for HF Mode <sup>4,7</sup> .....	425
Table 305 — WCK Oscillator Matching Error Specification for LF Mode <sup>4</sup> .....	426
Table 306 — WCK2DQI/WCK2DQO Interval Oscillator AC Timing.....	429
Table 307 — V <sub>DDQ</sub> Ramp Rates .....	440
Table 308 — Reference Data S[7:0] Bit Mapping <sup>1</sup> .....	441
Table 309 — Write Data Copy Hit or Miss Operands (DC0 – DC3) of CAS Command .....	442
Table 310 — Read Data Copy Hit or Miss Flag Bits in a DM Pin.....	443
Table 311 — CAS Command with Write X (Zero) Enable Bits .....	445
Table 312 — AC Timing .....	448
Table 313 — MR29 OP[7:0] Register Information .....	449

## Contents (cont'd)

Table 314 — Combination of PPR Resource for CA Input .....	449
Table 315 — Guard Key Encoding for MR42.....	450
Table 316 — PPR Timing Parameters.....	451
Table 317 — BG Mode and 16b Mode SB0 Definition .....	454
Table 318 — BG Mode and 16B Mode Bank Address and Single-Bank Relationship when MR57 OP[5:4]=01 <sub>B</sub> .....	454
Table 319 — RFM Operation Examples (No Single Bank Mode).....	455
Table 320 — RFM Operation Examples (Single Bank Mode).....	456
Table 321 — No Single-Bank Command Constraint .....	457
Table 322 — Single-Bank Enabled Command Constraint <sup>4</sup> .....	458
Table 323 — Mode Register Definition for Adaptive RFM Levels <sup>3</sup> .....	459
Table 324 — RFM Commands Perceived by DRAM .....	459
Table 325 — Bounded Refresh Configuration (BRC) and tDRFMpb (16 Gb Density Device Case).....	461
Table 326 — MR75 OP [0. 5:4] Definition .....	461
Table 327 — Command Timing Constraint .....	462
Table 328 — Mode Register Write AC Timing.....	465
Table 329 — DFE Quantity when the Device Supports 3 Step DFE <sup>5</sup> .....	466
Table 330 — DFE Quantity when the Device Supports 7 Step DFE .....	466
Table 331 — ECC Check Matrix for Data .....	469
Table 332 — ECC Check Matrix for DMI .....	470
Table 333 — Allowable Combination among CK_ t/c, WCK_ t/c, and RDQS_ t/c .....	474
Table 334 — SE from/to Differential FSP and Additional Period for MRW AC timing.....	478
Table 335 — Delta CK and DQS Specification .....	478
Table 336 — CAS Command Operands - WCK SUSPEND .....	479
Table 337 — Enhanced WCK Always On Mode Timing Parameter .....	480
Table 338 — WCK to CK/DQ Offset Rank to Rank Variation.....	481
Table 339 — Effective Burst Length (BL/n) Definition <sup>1,2,3,4,5,6,7</sup> .....	482
Table 340 — Command Timing Constraints for Same Banks in Same Bank Group.....	483
Table 341 — Command Timing Constraints for Different Banks in Same Bank Group .....	484
Table 342 — Command Timing Constraints for Different Banks in Different Bank Group .....	484
Table 343 — Command Timing Constraints for Same Banks in 8B Mode .....	485
Table 344 — Command Timing Constraints for Different Banks in 8B Mode.....	485
Table 345 — Command Timing Constraints for Same Banks in 16B Mode .....	486
Table 346 — Command Timing Constraints for Different Banks in 16B Mode.....	486
Table 347 — Same/Different Banks in Same Bank Group (BG Mode) <sup>3</sup> .....	488
Table 348 — Different Banks in Different Bank Group (BG Mode) <sup>3</sup> .....	489
Table 349 — Same/Different Banks in 16B/8B Mode .....	490
Table 350 — Same/Different Banks in Same Bank Group (BG Mode) <sup>3</sup> .....	491
Table 351 — Different Banks in Different Bank Group (BG Mode) <sup>3</sup> .....	492
Table 352 — Same/Different Banks in 16B/8B Mode .....	493
Table 353 — Auto Precharge Command Timing Constraints for Same Banks in Same Bank Group .....	494
Table 354 — Command Timing Constraints for Different Banks in Same Bank Group .....	494
Table 355 — Command Timing Constraints for Different Banks in Different Bank Group .....	495
Table 356 — Command Timing Constraints for Same Banks in 8B Mode .....	496

## Contents (cont'd)

Table 357 — Command Timing Constraints for Different Banks in 8B Mode.....	496
Table 358 — Command Timing Constraints for Same Banks in 16B Mode .....	497
Table 359 — Command Timing Constraints for Different Banks in 16B Mode.....	497
Table 360 — CAS(WS_FS) Command Timing Constraints <sup>3</sup> .....	498
Table 361 — CAS(WS_WR) Command Timing Constraints <sup>1</sup> .....	499
Table 362 — CAS(WS_RD) Command Timing Constraints <sup>1</sup> .....	500
Table 363 — CAS(WS_OFF) Command Timing Constraints .....	501
Table 364 — CAS(DC0-3), CAS(WRX) Command Timing Constraints .....	502
Table 365 — CAS(B3) Command Timing Constraints .....	503
Table 366 — CAS(WS_FS), CAS(WS_WR), CAS(WS_RD), CAS(WS_OFF) Command Timing Constraints .....	504
Table 367 — CAS(DC0-3), CAS(WRX) Command Timing Constraints <sup>5</sup> .....	505
Table 368 — CAS(B3) Command Timing Constraints .....	506
Table 369 — CAS(WCKSUS) Command Timing Constraints <sup>1,3</sup> .....	507
Table 370 — CAS(WCKSUS) Command Timing Constraints <sup>1</sup> .....	508
Table 371 — Training-Related Timing Constraints .....	509
Table 372 — MRR/MRW Timing Constraints: DQ ODT and NT-ODT is Disable .....	510
Table 373 — MRR/MRW Timing Constraints: DQ ODT is Enable and NT-ODT Disable .....	511
Table 374 — MRR/MRW Timing Constraints: “DQ ODT is Enable and NT-ODT Enable” and “DQ ODT is Disable and NT-ODT Enable” .....	512
Table 375 — MR# and Operand which are Affected Data Output Condition and/or Timing.....	513
Table 376 — Command Timing Constraints in Case of Different Ranks, "DQ ODT ON and NT-ODT OFF" Setting for both Ranks, CAS-WS_FS Broadcast ON, Link ECC OFF <sup>1,3,6,7</sup> .....	514
Table 377 — Command Timing Constraints in Case of Different Ranks, "DQ ODT OFF and NT-ODT OFF" Setting for both Ranks, CAS-WS_FS Broadcast ON, Link ECC OFF <sup>1,7,8</sup> .....	515
Table 378 — Command Timing Constraints in Case of Different Ranks, "DQ ODT ON and NT-ODT OFF" or "DQ ODT ON and NT-ODT ON" Setting for both Ranks, CAS-WS_FS Broadcast OFF, Link ECC OFF or ON <sup>1,2</sup> .....	516
Table 379 — Command Timing Constraints in Case of Different Ranks, "DQ ODT OFF and NT-ODT OFF" Setting for both Ranks, CAS-WS_FS Broadcast OFF, Link ECC OFF or ON <sup>1,2</sup> .....	517
Table 380 — Command Timing Constraints in Case of Different Ranks, "DQ ODT ON and NT-ODT ON" Setting for both Ranks, CAS-WS_FS Broadcast ON, Link ECC OFF <sup>1,3,6</sup> .....	518
Table 381 — x16 Core Timing for BG Mode: DVFSC Disabled and Write Link ECC Disabled <sup>1,2</sup> .....	519
Table 382 — x16 Core Timing for 16B Mode: DVFSC Disabled and Write Link ECC Disabled <sup>1</sup> .....	519
Table 383 — x16 Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Disabled <sup>1</sup> .....	520
Table 384 — Byte Mode Core Timing for BG Mode: DVFSC Disabled and Write Link ECC Disabled <sup>1</sup> .....	520
Table 385 — Byte Mode Core Timing for 16B Mode: DVFSC Disabled and Write Link ECC Disabled <sup>1</sup> .....	520
Table 386 — Byte Mode Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Disabled <sup>1</sup> .....	520

## Contents (cont'd)

Table 387 — x16 Core Timing for BG Mode: DVFSC Disabled and Write Link ECC Enabled <sup>1</sup> .....	521
Table 388 — x16 Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Enabled <sup>1</sup> .....	521
Table 389 — Byte Mode Core Timing for BG Mode: DVFSC Disabled and Write Link ECC Enabled <sup>1</sup> .....	521
Table 390 — Byte Mode Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Enabled <sup>1</sup> .....	521
Table 391 — x16 Core Timing for 16B Mode: DVFSC Enabled and Write Link ECC Disabled <sup>1</sup> .....	522
Table 392 — x16 Core Timing for 8B Mode: DVFSC Enabled and Write Link ECC Disabled <sup>1,2</sup> .....	522
Table 393 — Byte Mode Core Timing for 16B Mode: DVFSC Enabled and Write Link ECC Disabled <sup>1,2</sup> .....	522
Table 394 — Byte Mode Core Timing for 8B Mode: DVFSC Enabled and Write Link ECC Disabled <sup>1,2</sup> .....	522
Table 395 — Core AC Timing Table's Summary.....	523
Table 396 — x16 Core Timing for BG Node: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled <sup>3,4,5</sup> .....	524
Table 397 — x16 Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled <sup>1,2</sup> .....	524
Table 398 — Byte Mode Core Timing for BG Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled <sup>1,2</sup> .....	525
Table 399 — Byte Mode Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled <sup>1,2</sup> .....	525
Table 400 — x16 Core Timing for BG mode: DVFSC Disabled, Write Link ECC Enabled, and Enhanced DVFSC Disabled <sup>1,2</sup> .....	525
Table 401 — Byte Mode Core Timing for BG mode: DVFSC Disabled, Write Link ECC Enabled, and Enhanced DVFSC Disabled <sup>1,2</sup> .....	525
Table 402 — x16 Core Timing for 16B Mode: DVFSC Enabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled <sup>3,4</sup> .....	526
Table 403 — Byte Mode Core Timing for 16B Mode: DVFSC Enabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled <sup>1,2,3</sup> .....	526
Table 404 — x16 Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled <sup>3,4</sup> .....	527
Table 405 — Byte Mode Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled <sup>1,2,3</sup> .....	527
Table 406 — Temperature Derating AC Timing <sup>1,2,3</sup> .....	528
Table 407 — Absolute Maximum DC Ratings.....	529
Table 408 — Recommended Voltage operating Conditions .....	529
Table 409 — Input Leakage Current .....	534
Table 410 — Input/Output Leakage Current .....	534
Table 411 — Operating Temperature Range.....	534
Table 412 — Operating Temperature Range.....	535
Table 413 — Electrostatic Discharge Sensitivity Characteristics.....	535
Table 414 — Reset Input Level Specification .....	536
Table 415 — AC Overshoot / Undershoot.....	537
Table 416 — LPDDR5 AC Overshoot / Undershoot for LVSTL .....	537

---

**Contents (cont'd)**


---

Table 417 — CK Differential Input Voltage .....	538
Table 418 — Clock Single-ended Input Voltage .....	540
Table 419 — Differential Input Slew Rate Definition for CK_t, CK_c .....	541
Table 420 — Differential Input Level for CK_t, CK_c .....	541
Table 421 — Differential Input Slew Rate for CK_t, CK_c .....	541
Table 422 — Cross Point Voltage for Differential Input Signals (Clock) .....	542
Table 423 — WCK Differential Input Voltage .....	543
Table 424 — WCK Single-ended Input Voltage .....	545
Table 425 — Differential Input Slew Rate Definition for WCK_t, WCK_c .....	546
Table 426 — Differential Input Level for WCK_t, WCK_c .....	547
Table 427 — Differential Input Slew Rate for WCK_t, WCK_c .....	547
Table 428 — Cross Point Voltage for Differential Input Signals (WCK) .....	548
Table 429 — Output Slew Rate (Single-ended) <sup>1,2,3,4,5</sup> .....	549
Table 430 — Differential Output Slew Rate <sup>1,2,3</sup> .....	550
Table 431 — Single-ended WCK Parameters .....	553
Table 432 — Single-ended CK Parameters .....	554
Table 433 — Reference Voltage for tLZ(RDQS), tHZ(RDQS) Timing Measurements .....	556
Table 434 — Reference Voltage for tLZ(DQ), tHZ(DQ) Timing Measurements .....	558
Table 435 — Read AC Timing .....	558
Table 436 — Input / Output Capacitance <sup>10</sup> .....	559
Table 437 — Definition of Switching for CA Input Signals <sup>1,2,3</sup> .....	560
Table 438 — CA Pattern for IDD4R @ BG Mode <sup>5</sup> .....	560
Table 439 — CA Pattern for IDD4R @ 16B Mode <sup>3</sup> .....	561
Table 440 — CA Pattern for IDD4R @ 8B Mode <sup>5</sup> .....	561
Table 441 — CA Pattern for IDD4W @ BG Mode <sup>3</sup> .....	562
Table 442 — CA Pattern for IDD4W @ 16B Mode <sup>3</sup> .....	562
Table 443 — CA Pattern for IDD4W @ 8B Mode <sup>3</sup> .....	563
Table 444 — Data Pattern for IDD4R @ DBI Off <sup>1,2</sup> .....	564
Table 445 — Data Pattern for IDD4W @ DBI Off .....	566
Table 446 — Data Pattern for IDD4R @ DBI On <sup>1,2</sup> (cont'd) .....	567
Table 447 — Data Pattern for IDD4W @ DBI On .....	569
Table 448 — LPDDR5 IDD Specification Parameters and Operating Conditions <sup>1,2,10</sup> .....	570
Table 449 — LPDDR5 IDD Specification Parameters and Operating Conditions <sup>1,2,10</sup> (cont'd) .....	571
Table 450 — LPDDR5 IDD Specification Parameters and Operating Conditions <sup>1,2,10</sup> (cont'd) .....	572
Table 451 — LPDDR5 IDD Specification Parameters and Operating Conditions <sup>1,2,10</sup> (cont'd) .....	573
Table 452 — LPDDR5 IDD Specification Parameters and Operating Conditions <sup>1,2,10</sup> (cont'd) .....	574
Table 453 — Clock AC Timings for 5/10/67/133 MHz .....	576
Table 454 — Clock AC Timings for 200/267/344/400 MHz .....	577
Table 455 — Clock AC Timings for 467/533/600/688 MHz .....	577
Table 456 — Clock AC Timings for 750/800 MHz .....	5788
Table 457 — Clock AC Timings for 937.5/1066.5 MHz .....	578
Table 458 — Write Clock AC Timings for 266/533/800/1067 MHz .....	581
Table 459 — Write Clock AC Timings for 1375/1600/1867/2134 MHz .....	582
Table 460 — Write Clock AC Timings for 2400/2750/3000/3200 MHz .....	582



---

**Contents (cont'd)**


---

Table 461 — Write Clock AC Timings for 3750/4266.5 MHz .....	583
Table 462 — tWCK2DQ AC Parameters <sup>1,2,3</sup> .....	584
Table 463 — WCK to CK/DQ Offset Rank to Rank Variation <sup>1,2,3,4,5</sup> .....	584
Table 464 — DRAM DQ, DQS Output Timing .....	588
Table 465 — CS Rx Specification <sup>1</sup> .....	591
Table 466 — CA Rx Specification .....	594
Table 467 — DQ, DMI, Parity, and DBI Rx Specification <sup>1</sup> .....	598
Table 468 — DQ Single Input Pulse .....	599
Table 469 — Pull-down Driver Characteristics, with ZQ Calibration <sup>1,2</sup> .....	600
Table 470 — Pull-Up Characteristics, with ZQ Calibration <sup>1,2,3,4,5,6</sup> .....	600
Table 471 — Valid Calibration Points <sup>1</sup> .....	600
Table 472 — Un-terminated Pull Up Characteristics .....	600
Table 473 — Pull-down Driver Characteristics in Enhanced DVFSC Mode .....	601
Table 474 — Un-terminated Pull Up Characteristics in Enhanced DVFSC Mode .....	601
Table 475 — Worst Case Output Driver and Termination Resistance .....	602
Table 476 — Worst Case Output High Voltage .....	603
Table 477 — Output Driver and Termination Resistance Temperature and Voltage Sensitivity .....	603
Table 478 — LPDDR5 Pad Order <sup>1,2</sup> .....	605
Table 479 — Package Configuration Example .....	616

This page intentionally left blank

## LOW POWER DOUBLE DATA RATE (LPDDR) 5/5X

From JEDEC Board Ballet JCB-23-19, formulated under the cognizance of the JC-42.6 Subcommittee on Low Power Memories, item 1854.99C.

---

### 1 Scope

---

This document defines the LPDDR5/LPDDR5X standard, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements for a JEDEC compliant x16 one channel SDRAM device and x8 one channel SDRAM device. LPDDR5/LPDDR5X device density ranges from 2 Gb through 32 Gb. This document was created using aspects of the following standards: DDR2 (JESD79-2), DDR3 (JESD79-3), DDR4 (JESD79-4), LPDDR (JESD209), LPDDR2 (JESD209-2), LPDDR3 (JESD209-3), and LPDDR4 (JESD209-4).

Each aspect of the standard was considered and approved by committee ballot(s). The accumulation of these ballots was then incorporated to prepare the LPDDR5/LPDDR5X standard.

---

### 2 Overview

---

#### 2.1 Features

TBD

#### 2.2 Functional Description

LPDDR5/LPDDR5X SDRAM is a high-speed synchronous SDRAM device internally configured with 1 channel containing either 16 or 8 DQ signals. The bank architecture is user-selectable and can be either eight banks (8B Mode), four banks with four bank groups (BG Mode), or sixteen banks (16B Mode) for LPDDR5 SDRAM, and either four banks with four bank groups (BG Mode), or sixteen banks (16B Mode) for LPDDR5X SDRAM. See 2.2.3 for more information.

Density can range from 2 Gb to 32 Gb. These LPDDR5 SDRAM devices contain the following number of bits:

- 2 Gb has 2,147,483,648 bits
- 3 Gb has 3,221,225,472 bits
- 4 Gb has 4,294,967,296 bits
- 6 Gb has 6,442,450,944 bits
- 8 Gb has 8,589,934,592 bits
- 12 Gb has 12,884,901,888 bits
- 16 Gb has 17,179,869,184 bits
- 24 Gb has 25,769,803,776 bits
- 32 Gb has 34,359,738,368 bits

LPDDR5 SDRAM devices use a command clock (CK) that operates at a reduced rate from per-byte data clock (WCK). There are seven (DDR) command/address (CA) pins that the memory controller uses to transmit command, address, bank, configuration, and training information to the SDRAM. CA signals are latched on both the rising and falling CK edges when indicated by a high signal on the single (SDR) CS pin. Most commands are 1 nCK in duration. See Table 201 for details.

## 2.2 Functional Description (Cont'd)

The WCK:CK ratio is user-selectable as either 2:1 or 4:1. For low-power operation the WCK is generally designed to operate only when read or write data needs to be transmitted on the bus. Due to the high speeds required for WCK, the LPDDR5 SDRAM generally implements circuitry to divide the WCK frequency immediately after the WCK receiver. This leads to a requirement to synchronize WCK to CK when the WCK needs to be re-started from an idle time. See 7.2.1 for details.

The double-data-rate I/O signalling in high-speed modes is designed to operate with on-die termination on both the memory controller and the LPDDR5 SDRAM. The high-speed I/O was designed to operate with a VDDQ of 0.5 V nominal. Signals from the memory controller to the SDRAM were designed assuming a  $V_{oh}$  of  $0.5 \times VDDQ$ , or 250 mV. Signals from the SDRAM to the memory controller are calibrated to  $0.5 \times VDDQ$ , or 250 mV nominal. In low-speed modes the signalling may operate unterminated with nominal VDDQ in a range from 0.3 V – 0.5 V both to and from the SDRAM, with some limitations.

Data access size depends on the bank configuration, with 16n and 32n prefetches supported. A single BL16 Read or Write access for a x16, BG mode LPDDR5 SDRAM, typically consists of a single 256-bit-wide data transfer at the internal SDRAM core, and sixteen corresponding 16-bit wide, one half-WCK-clock-cycle data transfers at the I/O pins.

Read and Write accesses to LPDDR5 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command. Prior to issuing a Read, Write, or Mask Write command, WCK must be synchronized to CK by issuing a CAS command with (WS\_RD, WS\_WR or WS\_FS) followed by a Read, Write, or Mask Write command.

The address and BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR5 SDRAM is required to be initialized. The Power-Up, Initialization, and Power-off Procedure section provides detailed information covering device initialization.

## 2.2.1 Pad Definition and Description

Table 1 — Pad Definition and Description

Symbol	Type	Description	Note
CK_t, CK_c	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) Command/Address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising(falling) edge of CK_t (CK_c) and second crossing point is falling(rising) edge of CK_t (CK_c). Single Data Rate (SDR) inputs, CS is sampled on the crossing point that is the rising(falling) edge of CK_t (CK_c).	
CS	Input	<b>Chip Select:</b> CS is part of the command code and is sampled on the rising(falling) edge of CK_t (CK_c) unless the device is in power-down or Deep Sleep mode where it becomes an asynchronous signal.	
CA[6:0]	Input	<b>Command/Address Inputs:</b> CA signals provide the Command and Address input according to the Command Truth Table	
DQ[15:0]	I/O	<b>Data Input/Output:</b> Bi-direction data bus.	
WCK[1:0]_t WCK[1:0]_c	Input	<b>Data Clocks:</b> WCK_t and WCK_c are differential clocks used for WRITE data capture and READ data output.	
RDQS [1:0]_t, RDQS[1:0]_c	RDQS_t :I/O, RDQS_c :Output	<b>Read Data Strobe:</b> RDQS_t and RDQS_c are the differential output clock signals used to strobe data during a READ operation. And RDQS_t is also used as a Parity pin at Write with Link Protection enabled.	1
DMI[1:0]	I/O	<b>Data Mask Inversion:</b> DMI achieves multiple function such as Data Mask (DM), Data Bus Inversion (DBI), and Parity at read with ECC operation by setting the Mode Register and DMI is a bi-directional signal, and each byte of data has a DMI signal.	1
ZQ	Reference	<b>ZQ:</b> ZQ is used to calibrate the output drive strength and the termination resistance as calibration reference. There is one ZQ pad per die. The ZQ pin shall be connected to VDDQ through a 240Ω ±1% resistor.	
VDDQ, VDD1, VDD2H, VDD2L	Supply	<b>Power Supplies:</b> Isolated on the die for improved noise immunity.	
VSS	GND	<b>Ground Reference:</b> Power supply ground reference	
RESET_n	Input	<b>RESET:</b> When asserted LOW, the RESET_n signal resets the die. RESET_n is an asynchronous signal.	
NOTE 1 See Table 2 and Table 3, Per-Byte Signal List/Description, for multi-function definition for these pins.			

## 2.2.2 Pin per Byte

Table 2 — Pins Per-Byte Signal List/Description for Link Protection Disabled

Pin Name	DBI Enable	SE RDQS		SE RDQS		Diff RDQS	
		Link Protection disabled					
		(MR20 OP[1:0]=01		(MR20 OP[1:0]=11		(MR20 OP[1:0]=10	
		Write	Read	Write	Read	Write	Read
#11 DMI	No	DM	N/A	DM	N/A	DM	N/A
	Yes	DMI	DBI	DMI	DBI	DMI	DBI
#12 RDQS_t	No	N/A	RDQS_t	N/A	N/A	N/A	RDQS_t
	Yes	N/A	RDQS_t	N/A	N/A	N/A	RDQS_t
#13 RDQS c	No	N/A	N/A	N/A	RDQS_c	N/A	RDQS_c
	Yes	N/A	N/A	N/A	RDQS_c	N/A	RDQS_c

Table 3 — Pins Per-Byte Signal List/Description for Link Protection Enabled

Pin Name	DBI Enable	SE RDQS		SE RDQS		Diff RDQS	
		Link Protection enabled					
		(MR20 OP[1:0]=01		(MR20 OP[1:0]=11		(MR20 OP[1:0]=10	
		Write	Read	Write	Read	Write	Read
#11 DMI	No	DM	parity	DM	parity	DM	parity
	Yes	DMI	parity	DMI	parity	DMI	parity
#12 RDQS_t	No	parity	RDQS_t	parity	N/A	parity	RDQS_t
	Yes	parity	RDQS_t	parity	N/A	parity	RDQS_t
#13 RDQS_c	No	N/A	N/A	N/A	RDQS_c	N/A	RDQS_c
	Yes	N/A	N/A	N/A	RDQS_c	N/A	RDQS_c

## 2.2.3 LPDDR5/LPDDR5X Bank Architecture

LPDDR5/LPDDR5X SDRAM supports multiple bank architectures to provide optimal access methods for varied system configurations. The native burst length determined by data prefetch size depends on which bank architecture is enabled. MR8 OP[1:0] indicates the SDRAM type, and LPDDR5 SDRAM (MR8 OP[1:0]=00B) supports all three bank architectures, BG Mode, 8B Mode, and 16B Mode. LPDDR5X SDRAM (MR8 OP[1:0]=01B), supports only two bank architectures, BG Mode (4 banks, 4Bank groups) and 16B Mode (16banks, no bank groups).

Note that the contents of this standard related to 8B Mode apply only to LPDDR5 SDRAM and do not apply to LPDDR5X SDRAM.

Each architecture name is abbreviated as follows:

BG Mode = 4 banks, 4 bank groups.

8B Mode = 8 banks, no bank groups.

16B Mode = 16 banks, no bank groups.

The supported operation data rate for each Bank/Bank Group Organization is as follows:

BG Mode for more than 3200 Mbps (>3200 Mbps).

8B Mode for all data rate range.

16B Mode for equal or less than 3200 Mbps (≤3200 Mbps).

The bank architecture is selected by MR3 OP[4:3]. This mode register is replicated for each frequency set point.

The BG and 16B modes support burst lengths of 16 or 32, while 8B mode supports only burst length 32.

### 2.2.3.1 Block Diagram of Bank Configuration and Read Operation Outline

Figure 1, Figure 2, and Figure 3 provide the block diagrams of each architecture.

#### 2.2.3.1.1 4Banks / 4Bank Groups Configuration




Figure 1 — BG Mode Configuration Example (One Channel Shown)

### 2.2.3.1.2 8Banks Mode Configuration (Does not Apply to LPDDR5X SDRAM)




Figure 2 — 8B Mode Configuration Example (One Channel Shown)



### 2.2.3.1.3 16Banks Mode Configuration




Figure 3 — 16B Mode Configuration Example (One Channel Shown)

### 2.2.3.2 LPDDR5/LPDDR5X Address Translation Table

The LPDDR5 SDRAM Address translation table in these three modes is shown in Table 4. Refer to Table 201 for details.

**Table 4 — LPDDR5 Address Translation Table<sup>1,2,3</sup>**

Bank Architecture Mode	CA0	CA1	CA2	CA3
BG	BA0	BA1	BG0	BG1
8B	BA0	BA1	BA2	B4 / V
16B	BA0	BA1	BA2	BA3
NOTE 1 BA0-3: Bank Address, BG0-1: Bank Group address, B4: Burst Starting Address				
NOTE 2 In 8B mode, CA3 is B4 for READ and is V for ACT-1, PRE, MWR and WR.				
NOTE 3 Bank address (BA) and Bank Group address (BG) in column CA0 to CA2 are physically identical. However, BA3, BG1 and Burst Starting Address(B4) in column CA3 are not physically identical since the page size is different between BG/16B mode and 8B mode.				

**Table 5 — LPDDR5X Address Translation Table<sup>1,2</sup>**

Bank Architecture Mode	CA0	CA1	CA2	CA3
BG	BA0	BA1	BG0	BG1
16B	BA0	BA1	BA2	BA3
NOTE 1 BA0-3: Bank Address, BG0-1: Bank Group address.				
NOTE 2 Bank address (BA) and Bank Group address (BG) in column CA0 to CA2 are physically identical. However, BA3, BG1 are not physically identical.				

### 2.2.3.3 Bank Architecture Transition

The three (for LPDDR5) or two (for LPDDR5X) bank modes can be selected by Mode Register change.

The default Bank architecture is 16B mode. To select another mode, change BK/BG ORG:MR3 OP[4:3] during Power-up, Initialization sequence.


16 mode and BG mode, which are the same page size, can be switched with an FSP procedure. However, it is necessary to perform a Reset to switch between 16B/BG mode and 8B mode of different page sizes.

The bank mode change procedure between 16B and BG mode by FSP can be executed during an Idle.

### 2.2.3.4 Burst Operation

The Read/Write command behavior depends on the bank architecture. Read behavior is described in the Figures 4–8. These figures focus on Read data output behavior. Therefore, other behavior, for example CAS command, WCK input, is omitted. Refer to 7.4 for details.

### 2.2.3.4 Burst Operation (cont'd)




NOTE 1 MR3 OP[4:3]=00<sub>B</sub>: BG Mode, MR18 OP[7]=0<sub>B</sub>: CKR (WCK vs. CK)= 4:1.

NOTE 2 tWCK2CK is 0ps in this instance.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 4 — Read Operation BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**

### 2.2.3.4 Burst Operation (cont'd)



NOTE 1 MR3 OP[4:3]=00<sub>B</sub>: BG mode, MR18 OP[7]=0<sub>B</sub>: CKR (WCK vs. CK)= 4:1.

NOTE 2 tWCK2CK is 0ps in this instance.


NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 5 — Read Operation BG Mode, CKR (WCK vs. CK) = 4:1, BL=32**

The BG Mode architecture only supports BL32 in an interleaved fashion when the WCK and CK ratio is 4:1. BL32 interleaved Reads will output the first word of DQ[15:0] after a certain latency from the Read command. The second word, consisting of DQ[31:16], will begin to be driven after an 8tWCK gap from the end of the first word. Figure 5 depicts BG mode Read operations for BL32 including the interleaving between bank groups. If correctly implemented, Read(BL16) command and Read32(BL32) commands can be mixed; however, once a Read32(BL32) command is issued, issuing Read(BL16)/Read32(BL32) command after 3 clocks is prohibited, to avoid read data conflict.

### 2.2.3.4 Burst Operation (cont'd)

The relationship between preceding Write32(BL32) and Write(BL16)/Write32(BL32) is the same as preceding Read32(BL32) and Read(BL16)/Read32(BL32).




NOTE 1 MR3 OP[4:3]=01<sub>B</sub>: 8B mode, MR18 OP[7]=0<sub>B</sub>: CKR (WCK vs. CK)= 4:1

NOTE 2  $t_{WCK2CK}$  is 0ps in this instance.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 6 — Read Operation 8B mode, CKR (WCK vs. CK) = 4:1, BL=32 (not Applicable to LPDDR5X SDRAM)

### 2.2.3.4 Burst Operation (cont'd)




NOTE 1 MR3 OP[4:3]=10B: 16B Mode, MR18 OP[7]=0B: CKR (WCK vs. CK)= 4:1.

NOTE 2 tWCK2CK is 0ps in this instance.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 7 — Read Operation 16B Mode, CKR (WCK vs. CK) = 4:1, BL=16**

### 2.2.3.4 Burst Operation (cont'd)



NOTE 1 MR3 OP[4:3]=10B: 16B mode, MR18 OP[7]=0B: CKR (WCK vs. CK)= 4:1.

NOTE 2  $tWCK2CK$  is 0ps in this instance.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 8 — Read Operation 16B Mode, CKR (WCK vs. CK) = 4:1, BL=32**

**Table 6 — LPDDR5 SDRAM x16 Mode Addressing for BG Mode (4Banks/4Bank Groups)<sup>1,2,3,4</sup>**

[illegible]



**Table 7 — LPDDR5 SDRAM x8 Mode Addressing for BG Mode<sup>1,2,3,4</sup>**

[illegible]

**Table 8 — LPDDR5 SDRAM x16 Mode Addressing for 8B Mode (Does not Apply to LPDDR5X SDRAM)<sup>1,2,3,4</sup>**

[illegible]

## 2.2.4 LPDDR5 SDRAM Addressing (cont'd)

**Table 9 — LPDDR5 SDRAM x8 Mode Addressing for 8B Mode (does not Apply to LPDDR5X SDRAM)<sup>1,2,3,4</sup>**

[illegible]

**Table 10 — LPDDR5 SDRAM x16 mode Addressing for 16B Mode<sup>1,2,3,4</sup>**

[illegible]

## 2.2.4 LPDDR5 SDRAM Addressing (Cont'd)

**Table 11 — LPDDR5 SDRAM x8 mode Addressing for 16B Mode<sup>1,2,3,4</sup>**

Memory Density	2 Gb	3 Gb	4 Gb	6 Gb	8 Gb	12 Gb	16 Gb	24 Gb	32 Gb
Configuration	16Mb x 8DQ x 16 banks	24Mb x 8DQ x 16 banks	32Mb x 8DQ x 16 banks	48Mb x 8DQ x 16 banks	64Mb x 8DQ x 16 banks	96Mb x 8DQ x 16 banks	128Mb x 8DQ x 16 banks	192Mb x 8DQ x 16 banks	256Mb x 8DQ x 16 banks
Number of Banks	16	16	16	16	16	16	16	16	16
Array Pre-Fetch	128	128	128	128	128	128	128	128	128
Number of Rows	16,384	24,576	32,768	49,152	65,536	98,304	131,072	196,608	262,144
Number of Columns (fetch boundaries)	64	64	64	64	64	64	64	64	64
Page Size (Bytes)	1,024	1,024	1,024	1,024	1,024	1,024	1,024	1,024	1,024
Density	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184	25,769,803,776	34,359,738,368
Bank Address	BA0 - BA3	BA0 - BA3	BA0 - BA3	BA0 - BA3	BA0 - BA3	BA0 - BA3	BA0 - BA3	BA0 - BA3	BA0 - BA3
Row Addresses	R0 - R13	R0 - R14 (R13=0 when R14=1)	R0 - R14	R0 - R15 (R14=0 when R15=1)	R0 - R15	R0 - R16 (R15=0 when R16=1)	R0 - R16	R0 - R17 (R16=0 when R17=1)	R0 - R17
Column Addresses	C0-C5	C0-C5	C0-C5	C0-C5	C0-C5	C0-C5	C0-C5	C0-C5	C0-C5
Burst Addresses	B0-B3	B0-B3	B0-B3	B0-B3	B0-B3	B0-B3	B0-B3	B0-B3	B0-B3
Burst Starting Address Boundary	128-bit	128-bit	128-bit	128-bit	128-bit	128-bit	128-bit	128-bit	128-bit
Native Burst Length	16	16	16	16	16	16	16	16	16
NOTE 1	The lower three burst addresses (B0-B2) are assumed to be "zero" and are not transmitted on the CA bus.								
NOTE 2	Row and Column address values on the CA bus that are not used for a particular density must be at valid logic levels.								
NOTE 3	For non-binary memory densities, only quarter of the row address space is invalid. When the MSB address bit is "HIGH", then the MSB-1 address bit must be "LOW".								
NOTE 4	A row address input that violates the restriction described in Note 3 may result in undefined or vendor specific behavior. Consult the memory vendor for more information.								

## 2.3 Speed Grade

Table 12 — LPDDR5 Speed Grades

OPERATING MODE / SPEED GRADE			LPDDR5-5500	LPDDR5-6400	Unit
DVFS <sup>2</sup>	WCK:CK Ratio <sup>3</sup>	Banks <sup>4</sup>	Maximum Data Rate <sup>1,5</sup>		
Disabled	4:1	BG	5500	6400	Mbps
Disabled	4:1	8B	5500	6400	
Disabled	4:1	16B	3200	3200	
Disabled	2:1	BG	Not Supported		
Disabled	2:1	8B	3200	3200	
Disabled	2:1	16B	3200	3200	
Enabled	4:1	BG	Not Supported		
Enabled	4:1	8B	1600	1600	
Enabled	4:1	16B	1600	1600	
Enabled	2:1	BG	Not Supported		
Enabled	2:1	8B	1600	1600	
Enabled	2:1	16B	1600	1600	
Link ECC Feature support by DRAM			Optional	Required	
<p>NOTE 1 Speed grades represent the maximum data rate capability of the device. Higher speed grade devices can be operated at lower data rates. Achieving maximum data rates requires appropriate latency settings.</p> <p>NOTE 2 DVFS is enabled/disabled in MR19 OP[1:0] and MR13 OP[7].</p> <p>NOTE 3 WCK:CK ratio is set in MR18 OP[7].</p> <p>NOTE 4 Bank organization (BG, 8B, or 16B) is set in MR3 OP[4:3].</p> <p>NOTE 5 The LPDDR5 SDRAM supports the data-rate of DVFSQ up to 3200Mbps. As DVFSQ is enabled without an ODT, signal integrity of the channel between the memory and the DRAM controller should be guaranteed in advance. Please contact the vendor for enabling DVFSQ Data Rate over 3200 Mbps.</p>					

## 2.3 Speed Grade (cont'd)

**Table 13 — LPDDR5X Speed Grades<sup>5</sup>**

OPERATING MODE / SPEED GRADE				LPDDR5X-7500	LPDDR5X-8533	Unit
DVFS <sup>2</sup>	Enhanced DVFS <sup>6</sup>	WCK:CK Ratio <sup>3</sup>	Banks <sup>4</sup>	Maximum Data Rate <sup>1</sup>		
Disabled	Disabled	4:1	BG	7500	8533	Mbps
Disabled	Disabled	4:1	16B	3200	3200	
Disabled	Disabled	2:1	BG	Not Supported		
Disabled	Disabled	2:1	16B	3200	3200	
Enabled	Disabled	4:1	BG	Not Supported		
Enabled	Disabled	4:1	16B	1600	1600	
Enabled	Disabled	2:1	BG	Not Supported		
Enabled	Disabled	2:1	16B	1600	1600	
Disabled	Enabled	4:1	BG	Not Supported		
Disabled	Enabled	4:1	16B	3200	3200	
Disabled	Enabled	2:1	BG	Not Supported		
Disabled	Enabled	2:1	16B	3200	3200	
Link ECC Feature support by DRAM				Required		

NOTE 1 Speed grades represent the maximum data rate capability of the device. Higher speed grade devices can be operated at lower data rates. Achieving maximum data rates requires appropriate latency settings.

NOTE 2 DVFS is enabled/disabled in MR19 OP[1:0] and MR13 OP[7].

NOTE 3 WCK:CK ratio is set in MR18 OP[7].

NOTE 4 Bank organization (BG, or 16B) is set in MR3 OP[4:3].

NOTE 5 The LPDDR5X SDRAM supports the data-rate of DVFSQ up to 3200Mbps. As DVFSQ is enabled without an ODT, signal integrity of the channel between the memory and the DRAM controller should be guaranteed in advance. Please contact to vendors for enabling DVFSQ Data Rate over 3200Mbps.

NOTE 6 Enhanced DVFS is enabled/disabled in MR19 OP[1:0] and MR13 OP[7]. Refer to MR41 OP[2:1] for Enhanced DVFS mode support.

### 2.3.1 Burst Sequence

**Table 14 — Burst Sequence for READ (8Bank Mode) (not Applicable to LPDDR5X SDRAM)<sup>1,2</sup>**

Burst Length	Burst Type	B4	B3	B2	B1	B0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
NOTE 1 B0-B2 are assumed to be '0', and are not transmitted on the command bus.																																						
NOTE 2 The starting burst address is on 128-bit (8n) boundaries.																																						

**Table 15 — Burst Sequence for READ (4Bank/ 4Bank Group Mode or 16Bank Mode)<sup>1,2</sup>**

Burst Length	Burst Type	C0	B3	B2	B1	B0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
		V	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
NOTE 1 B0-B2 are assumed to be '0' and are not transmitted on the command bus.																																						
NOTE 2 The starting burst address is on 128-bit (8n) boundaries.																																						

**Table 16 — Burst Sequence for Write<sup>1,2,3,4</sup>**

Burst Length	Burst Type	C0/B4	B3	B2	B1	B0	Burst Cycle Number and Burst Address Sequence																																						
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32							
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																							
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F							
NOTE 1		B0-B2 are assumed to be '0' and are not transmitted on the command bus.																																											
NOTE 2		The starting burst address is on 256-bit (16n) boundaries for burst length 16 and 512-bit (32n) boundaries for Burst length 32.																																											
NOTE 3		B3 shall be set to '0' for all Write operations.																																											
NOTE 4		C0 shall be set to '0' for all Write operations in BL32 mode.																																											



---

### 3 WCK Clocking

---

LPDDR5 SDRAM's command and address interface operates from a differential clock (CK<sub>t</sub> and CK<sub>c</sub>). Commands and addresses are registered double data rate (DDR) at every rising edge of CK<sub>t</sub> and CK<sub>c</sub>. CS is sampled at the rising edge of CK<sub>t</sub> and the falling edge of CK<sub>c</sub>.

LPDDR5 uses a DDR data interface. The data interface uses two differential forwarded clocks (WCK<sub>t</sub>/WCK<sub>c</sub>) that are source synchronous to the DQs. DDR means that the data is registered at every rising edge of WCK<sub>t</sub> and rising edge of WCK<sub>c</sub>. WCK<sub>t</sub> and WCK<sub>c</sub> operate at twice or quadruple the frequency of the command/address clock (CK<sub>t</sub>/CK<sub>c</sub>).

WCK<sub>t</sub>/WCK<sub>c</sub> is used to sample DQ data for write operation and to toggle DQ data for read operation. WCK<sub>t</sub>/WCK<sub>c</sub> is required to start toggling before starting write or read DQ data bursts. Any commands that require DQ data burst initiate a WCK2CK Sync sequence in LPDDR5 SDRAM. The WCK2CK Sync sequence is illustrated in Figure 11. After WCK2CK Sync sequence, SDRAM internal WCK0 is aligned with CK to get ready for DQ data burst. This SDRAM internal WCK2CK Sync sequence is hidden from the memory controller, not requiring any extra commands. RDQS<sub>t</sub> and RDQS<sub>c</sub> are also generated from WCK clock.

### 3 WCK Clocking (cont'd)




Figure 9 — Clocking and Interface Relationship: Write to Read timing, 16B Mode, CKR=4:1, BL=16, WCK Always On mode




Figure 10 — Clocking and Interface Relationship: Write to Read Timing, 16B Mode, CKR=2:1, BL=16, WCK Always On Mode

### 3 WCK Clocking (Cont'd)

Table 17 — Example Clock and Interface Signal Frequency Relationship

Pin	Speed		Unit
	CKR=2:1	CKR=4:1	
CK_t, CK_c	800	800	MHz
Command/Address	1600	1600	Mbps/pin
WCK_t, WCK_c	1600	3200	MHz
DQ, DMI	3200	6400	Mbps/pin




Figure 11 — Block Diagram of an Example System: CKR=4:1

## 4 Initialization and Training

### 4.1 Power-up, Initialization, and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as Table 18.

**Table 18 — MRS Default Setting**

Item	MRS	Default Setting	Description
FSP-OP/WR	MR16 OP[3:0]	0000 <sub>B</sub>	FSP-OP/WR[0] is enabled
WLS	MR3 OP[5]	0 <sub>B</sub>	Write Latency Set A is selected
WL	MR1 OP[7:4]	0000 <sub>B</sub>	WL = 4
RL	MR2 OP[3:0]	0000 <sub>B</sub>	RL = 6, nRBTP = 0
nWR	MR2 OP[7:4]	0000 <sub>B</sub>	nWR = 5
DBI-WR/RD	MR3 OP[7:6]	00 <sub>B</sub>	Write and Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 <sub>B</sub>	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 <sub>B</sub>	DQ ODT is disabled
Vref (CA) Value	MR12 OP[6:0]	1010000 <sub>B</sub>	VREF(CA): 50.0% of VDDQ
Vref (DQ) Value	MR14 OP[6:0] MR15 OP[6:0]	1010000 <sub>B</sub> 1010000 <sub>B</sub>	VREF(DQ): 50.0% of VDDQ
Dual VDD2	MR13 OP[7]	0 <sub>B</sub>	Dual VDD2 rail (1.05 V and 0.9 V) used <sup>1</sup>
CKR	MR18 OP[7]	1 <sub>B</sub>	2:1 ratio
ZQ Mode	MR28 OP[5]	0 <sub>B</sub>	Background ZQ Calibration
NOTE 1 DRAM can be powered up in either dual rail or single rail mode with the default setting. MR13 OP[7] shall be set correctly prior to CBT.			

#### 4.1.1 Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR5 SDRAM. Unless specified otherwise, these steps are mandatory.

- 1) While applying power (after  $T_a$ ), RESET\_n is recommended to be LOW ( $\leq 0.2 \times VDD2H$ ) and all other inputs shall be between VILmin and VIHmax. The SDRAM outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in Table 19. VDD1 must ramp at the same time or earlier than VDD2H. VDD2H must ramp at the same time or earlier than VDD2L. VDD2L must ramp at the same time or earlier than VDDQ.

**Table 19 — Voltage Ramp Conditions<sup>1,2,3,4</sup>**

After	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2H
	VDD2H must be equal to or greater than VDD2L
	VDD2L must be greater than VDDQ-200 mV
NOTE 1 Ta is the point when any power supply first reaches 300 mV.	
NOTE 2 Voltage ramp conditions in Table 19 apply between Ta and power-off (controlled or uncontrolled).	
NOTE 3 Tb is the point at which all supply voltages are within their defined ranges.	
NOTE 4 Power ramp duration tINIT0 (Tb-Ta) must not exceed 20 ms.	

#### 4.1.1 Voltage Ramp and Device Initialization (cont'd)





Figure 12 — Requirement for Voltage Ramp Control

- 2) Following the completion of the voltage ramp ( $T_b$ ),  $RESET\_n$  must be maintained LOW. DQ, DMI, WCK<sub>t</sub> and WCK<sub>c</sub>, RDQS<sub>t</sub>, CK<sub>t</sub>, CK<sub>c</sub> and CA voltage levels must be between VSS and VDDQ during voltage ramp to avoid latch-up. CS level is required to be equal or less than ViLPD Max to prevent malfunction before a starting point of  $t_{INIT2}$ .
- 3) Beginning at  $T_b$ ,  $RESET\_n$  must remain LOW for at least  $t_{INIT1}(T_c)$ , after which  $RESET\_n$  can be de-asserted to HIGH( $T_c$ ).

#### 4.1.1 Voltage Ramp and Device Initialization (cont'd)



NOTE 1 Training is optional and may be done at the system architect's direction. The training sequence after ZQ\_CAL latch in this figure (Th) is simplified recommendation and actual training sequence may vary depending on systems.

NOTE 2 Initial ZQ Calibration is started automatically by DRAM when RESET\_n goes high after tINIT1 and is completed before Td.

NOTE 3 For the single VDD2 rail system, it is recommended to set MR13 OP[7] 1<sub>B</sub> to switch VDD2 mode right after the time any MRW/MRR can be asserted(Tf) prior to CBT.

**Figure 13 — Power Ramp and Initialization Sequence**

- 4) Almost at the same time when RESET\_n is de-asserted, CK\_t and CK\_c need to be toggled or valid to be complementary level.
- 5) CK\_t and CK\_c are required to be toggling (Td) and stabilized for tINIT4 before CS receives one toggling (Te).
- 6) After tINIT4, wait minimum of tINIT5 to issue any MRR or MRW commands (Tf). When issuing the first command (Tf), the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tWCKCK) could have relaxed timings (such as tWCKCKb) before the system is appropriately configured.

#### 4.1.1 Voltage Ramp and Device Initialization (cont'd)

- 7) Since LPDDR5 initial ZQ calibration is done automatically after ramp up, ZQ Latch command should be issued. After  $t_{ZQLAT}$  is satisfied ( $T_h$ ), the command bus (internal VREF(CA), CS, and CA) should be trained for high-speed operation by issuing MRW command (Command Bus Training Mode). This command is used to calibrate the SDRAM's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR5 SDRAM will power-up with receivers configured for low-speed operations, with VREF(CA) set to a default factory setting. Normal SDRAM operation at clock speeds higher than  $tCKb$  may not be possible until command bus training has been completed.  
  
NOTE 1 The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See 4.2.2 for information on how to enter/exit the training mode.
- 8) After command bus training, DRAM controller must perform WCK2CK leveling. WCK2CK leveling mode is enabled when MR18-OP[6] is high ( $T_k$ ). See 4.2.5.2 for detailed description of WCK2CK leveling entry and exit sequence. After finishing WCK2CK Leveling,  $tWCK2CK$  which means CK-to-WCK relationship is determined and WCK2CK-Sync. operation will be performed with the optimized margin.
- 9) After WCK2CK leveling, the DQ Bus (internal VREF(DQ), WCK, and DQ) should be trained for high-speed operation using the training commands (RD FIFO / WT FIFO / RD DQ Calibration) described in the command truth table and by issuing MRW commands to adjust VREF(DQ)( $T_i$ ). The LPDDR5 SDRAM will power-up with receivers configured for low-speed operations and VREF(DQ) set to a default factory setting. Normal SDRAM operation at clock speeds higher than  $tCKb$  should not be attempted until DQ Bus training has been completed. The Read DQ Calibration command is used together with FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See 4.2.10 for detailed DQ Bus Training sequence.
- 10) At  $T_n$ , the LPDDR5 SDRAM is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

Table 20 — Initialization Timing Parameters

Parameter	Value		Unit	Comment
	Min	Max		
$t_{INIT0}$	-	20	ms	Max voltage-ramp time at power-up
$t_{INIT1}$	200		$\mu s$	Min Reset_n low time after completion of voltage ramp
$t_{INIT2}$	10		ns	Min CS low time before RESET_n high
$t_{INIT3}$	2		ms	Min CS low time after RESET_n high
$t_{INIT4}$	5		tCK	Min stable clock before first CS high
$t_{INIT5}$	2		$\mu s$	Min idle time before first MRW/MRR command
$t_{ZQLAT}$	Max(30ns, 4nCK)		ns	ZQCAL latch quiet time
$tCKb$	Note 1,2	Note 1,2	ns	Clock cycle time during boot
NOTE 1 Min tCKb guaranteed by DRAM test is 18 ns.				
NOTE 2 The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent.				

#### 4.1.2 Dual VDD2 Rail setting (MR13 OP[7]) and its Change

The MR13 OP[7] (Dual VDD2) default setting is “0<sub>B</sub>: Dual VDD2 rail (1.05V & 0.9V) used”.

For the single VDD2 rail system (VDD2H and VDD2L = 1.05V), it is recommended to set the MR13 OP[7]=1<sub>B</sub> to switch VDD2 mode right after the time any MRW/MRR can be asserted (T<sub>f</sub>) prior to CBT. The MR13 OP[7] shall be set correctly prior to CBT.

It is illegal to change the MR13 OP[7] setting and VDD2L voltage level during normal operations. It is necessary to do RESET to change the MR13 OP[7] and VDD2L voltage level after the power-up and Initialization sequence.

#### 4.1.3 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1) Assert RESET<sub>n</sub> below 0.2 x VDD2H anytime when reset is needed. RESET<sub>n</sub> needs to be maintained for minimum tPW\_RESET. CS must be pulled LOW (≤VILPD) at least 10ns before deasserting RESET<sub>n</sub>.
- 2) Repeat steps 4 to 9 in 4.1.1.

**Table 21 — Reset Timing Parameter**

Parameter	Value		Unit	Comment
	Min	Max		
tPW_RESET	100		ns	Min RESET <sub>n</sub> low time for Reset initialization with stable power



#### 4.1.4 Power-off Sequence

The following procedure is required to power off the SDRAM.

While powering off, CS must be held LOW ( $\leq VILPD$ ) and all other inputs must be between  $VILmin$  and  $VIHmax$ . The SDRAM outputs remain at High-Z while CS is held LOW. DQ, DMI, WCK<sub>t</sub> and WCK<sub>c</sub>, RDQS<sub>t</sub>, CK<sub>t</sub>, CK<sub>c</sub> and CA voltage levels must be between VSS and VDDQ during voltage ramp to avoid latch-up. RESET<sub>n</sub> input levels must be between VSS and VDD2H during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After Tz, the SDRAM is powered off.

**Table 22 — Power Supply Conditions**

Between	Applicable Conditions
Tx and Tz	VDD1 must be greater than VDD2H
	VDD2H must be equal to or greater than VDD2L
	VDD2L must be greater than VDDQ-200 mV

#### 4.1.5 Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the SDRAM must power off. Between Tx and Tz the relative voltage between power supplies is uncontrolled. VDD1, VDD2H and VDD2L must decrease with a slope lower than 0.5V/ $\mu$ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the SDRAM.

**Table 23 — Power Supply Conditions**

Parameter	Value		Unit	Comment
	Min	Max		
tUNCTL_POFF	-	2	s	Maximum Power-Off ramp down time

## 4.2 Training

### 4.2.1 ZQ Calibration

Two ZQ calibration modes are supported—Background Calibration or Command-Based Calibration. In Background Calibration mode, calibration of the output driver and CA/DQ ODT impedance across process, temperature, and voltage occurs in the background of device operation and is designed to eliminate any need for coordination among channels (that is, it allows for channel independence) within a single package. Systems may also select Command-Based Calibration mode, which operates in a fashion similar to LPDDR4 devices. Command-Based Calibration mode is selected by setting MR28 OP[5]=1B.

ZQ re-calibration may be required as the LPDDR5 SDRAM voltage and/or temperature changes due to changes in the system environment. ZQ calibration can only be performed when the VDDQ voltage is set to nominal 0.5v DC or above (i.e., when DVFSQ is not active). In Background Calibration mode, the calibration shall be halted by the memory controller setting ZQ Stop when VDDQ is set to a nominal DC level below 0.5v or when VDDQ is being slewed between levels (i.e., when DVFSQ is active). In Command-Based mode, ZQCal Start commands are illegal when DVFSQ is active unless ZQ Stop is set. See 4.2.1.2 for more information.

Changing CA ODT values (MR11-OP[6:4]) and/or DQ ODT values (MR11-OP[2:0]) will not alter the existing recalibration scheme, therefore there is no need for immediate recalibration.

#### 4.2.1.1 Calibration During Powerup and Initialization

ZQ calibration is automatically performed by all LPDDR5 die during the initialization/powerup sequence before T<sub>d</sub>, as shown in Figure 13. A ZQCal Latch command shall be issued to all LPDDR5 die on or after T<sub>g</sub> regardless of the state of ZQUF. ZQ Calibration mode selection may be changed any time after T<sub>f</sub>. For more details about changing ZQ Calibration modes, see 4.2.1.1.7.

See Table 24 for calibration latency and timing.

Asserting ZQ Reset will set the calibration values to their default setting.

When ZQ Stop is enabled, the ZQ resource is available for use by other devices. See 4.2.1.2 for more information.

In Command-Based Calibration mode ZQCal Start commands are ignored when MR28 OP[1]=1B.

ZQ Interval and ZQ Mode MR settings are only applicable to ZQ Initiator die. These settings will be ignored by ZQ Target die.

After the power up initialization and reset sequences have been completed, ZQUF MR4 OP[5]=0<sub>B</sub>.

In command-based calibration mode, ZQCal Start commands only need to be issued to the ZQ Initiator die or dice to maintain accurate calibration. ZQCal Start commands received by non-ZQ Initiator die will be ignored. All die which share ZQ resources with a ZQ Initiator die that receives a valid ZQCal Start command will be calibrated. ZQCal Latch commands may be issued to each of these die after t<sub>ZQCAL4</sub>, t<sub>ZQCAL8</sub> or t<sub>ZQCAL16</sub> has been met.

LPDDR5 packages with more than one ZQ pin may include more than one ZQ Initiator die.

#### 4.2.1.1.1 Background Calibration

In this mode, pull-down/ODT and pull-up/Voh calibration will be performed in the background and kept up to date by the DRAM. Re-calibration will be performed by the LPDDR5 SDRAM within the time interval,  $t_{ZQINT}$ , specified in MR28 OP[3:2]. No ZQCal Start commands are required, and any ZQCal Start commands received by the DRAM will be ignored.

Pull-down/ODT calibration is controlled by each DRAM die using an external ZQ resistor connected between VDDQ and a package ball or pin (ZQ resources). These ZQ resources may be shared among a number of DRAM die up to a maximum of NZQ. Calibration will be automatically performed as part of power-up/initialization and after RESET<sub>n</sub> assertion. Subsequent re-calibration will be kept up to date by the DRAM. Self-arbitration by the DRAM insures that up to NZQ die within a package can share a common external ZQ resistor and avoid conflicts. Noise immunity will not be compromised when sharing the external ZQ calibration resistor.

When automatic pull-down/ODT calibration is complete, pull-up/Voh calibration will start automatically. At the completion of pull-down/ODT and pull-up/Voh calibration, MR4 OP[5] bit (ZQUF) will be set if the new calibration codes do not match the currently latched codes. An MRR of this bit will notify the system that new calibration results are available and that a ZQCal Latch command (following ZQCal Latch timing constraints) should be issued to ensure accurate calibration of Pull-down, ODT and Voh is consistently maintained. Setting of ZQUF is unique to each die regardless of configuration or sharing of the ZQ pin or pins. Alternatively, the memory controller may choose not to monitor ZQUF and periodically issue ZQCal Latch commands.

Setting the MR28 OP[1]=ZQ Stop will halt all background calibration activity. Re-setting MR28 OP[1] to zero will immediately start a calibration sequence, where all DRAM die sharing the ZQ resource will recalibrate in a serial fashion. This enables rapid recalibration when exiting from DVFSQ-active mode where recalibration was not possible.

#### 4.2.1.1.1 Background Calibration (Cont'd)




Figure 14 — Background ZQ Calibration Timing

#### 4.2.1.1.2 Latching ZQ Calibration Results in Background Calibration Mode

Latching ZQ calibration results is accomplished with the MPC ZQCal Latch command. This command loads new calibration results into the pull-down/ODT devices and pull-up drivers.

A ZQCal Latch command may be issued anytime outside of power-down when there are no DQ operations pending or in progress. The results from the most-recently completed calibration will always be latched with each ZQCal Latch command. If CA ODT is enabled, the CA bus shall maintain a deselect state during  $t_{ZQLAT}$  to allow CA ODT calibration settings to be updated. In any case, operations that initiate DQ operations are always dis-allowed during  $t_{ZQLAT}$ .

The DQ and CA ODT calibration values will not be updated until ZQCal Latch command is performed and  $t_{ZQLAT}$  has been met, with the following exceptions:

ZQ calibration will automatically occur for each LPDDR5 die on power up/initialization and after Reset\_n pin assertion. A ZQCal Latch command shall be issued to all LPDDR5 die on or after Tg.

When a ZQCal Latch command is executed the ZQUF bit will be reset to 0 before expiration of  $t_{ZQLAT}$ .

#### 4.2.1.1.3 Command-Based Calibration

When Command-based calibration mode is selected, a ZQCal Start command may be periodically issued to the ZQ Initiator die or dice in each DRAM package to maintain accurate calibration. ZQCal Start commands may only be issued when DVFSQ is not active. The memory controller may read MR4 OP[6] to determine which DRAM die in a package is designated as ZQ Initiator. The designation of ZQ Initiator is hard-coded by the DRAM vendor. ZQCal Start commands issued to DRAM die that are not designated ZQ Initiator will be ignored.

When the ZQ Initiator die is placed in powerdown or deep sleep mode, ZQCal Start commands will be ignored and re-calibration will not occur for all die sharing the ZQ resources. All die will be recalibrated only when the ZQ Initiator die exits powerdown or deep sleep mode and receives a subsequent ZQCal Start command.

When the ZQ Initiator die remains in an active mode and receives a valid ZQCal Start command, any Target die sharing ZQ resources that are in powerdown or deep sleep mode will also recalibrate normally. Systems where DRAM die sharing ZQ resources can operate in a mixed fashion (some die operating, some in powerdown or deep sleep mode) should note the ZQ Initiator die designation when determining configuration if recalibration will be required in mixed mode.

#### 4.2.1.1.4 Latching ZQ Calibration Results in Command-Based Calibration Mode

In Command-based calibration mode, following a ZQCal Start command a ZQCal Latch command should be issued to each die after tZQCAL4, tZQCAL8 or tZQCAL16 has been met. tZQCAL4 applies to LPDDR5 DRAM die where the ZQ resource is shared among four or fewer DRAM die. tZQCAL8 applies to LPDDR5 DRAM die where the ZQ resource is shared among four and up to eight DRAM die. tZQCAL16 applies to LPDDR5 DRAM die where the ZQ resource is shared among more than eight DRAM die, up to the maximum of sixteen (NZQ).

The ZQCal Latch command will load the most recent calibration results to the LPDDR5 output driver and ODT devices. In cases where the correct tZQCAL4, tZQCAL8, or tZQCAL16 delay time is not met, the LPDDR5 DRAM may latch a previous valid calibration result but in no case shall latch an invalid result. As in background calibration mode, a ZQCal Latch command may be issued anytime outside of powerdown when there are no DQ operations pending or in progress. The value of ZQUF is undefined when Command-Based Calibration mode has been selected.

If CA ODT is enabled, the CA bus shall maintain a deselect state during tZQLAT to allow CA ODT calibration settings to be updated. In any case operations that initiate DQ operations are always disallowed during tZQLAT.

The DQ and CA ODT calibration values will not be updated until ZQCal Latch is performed and tZQLAT has been met, with the following exceptions:

- ZQ calibration will automatically occur for each LPDDR5 die on power up/initialization and after Reset\_n pin assertion. A ZQCal Latch command shall be issued to all LPDDR5 die on or after Tg.

#### 4.2.1.1.5 Maintaining Accurate Calibration - Background Calibration Mode

To maintain Pull-down/ODT calibration and Voh calibration when DVFSQ is not active:

1. Periodically, based on tZQINT, issue an MRR to MR4 to check the ZQUF OP[5] bit status for each LPDDR5 die.
2. If MR4 OP[5]=1, issue a ZQCal Latch command.

Repeat 1-2 as needed. Alternatively, the memory controller may choose not to monitor ZQUF and periodically issue ZQCal Latch commands. In this case the most-recently-completed calibration results will always be latched and will be no older than tZQINT.

It may be permissible for the memory controller to ignore ZQUF and not issue ZQCal Latch commands if both of the following are true:

CA ODT is disabled

The LPDDR5 SDRAM is in an idle state, or in Self Refresh or Power Down mode

Re-calibration will still occur in the background to ensure accurate driver/ODT settings are available should they be needed. In this case, the memory controller should ensure a ZQCal Latch command is performed prior to resuming data traffic if ZQUF is set.

When DVFSQ is active, MR28 OP[1] ZQ Stop shall be set for each LPDDR5 die to ensure recalibrations are inhibited. When DVFSQ is no longer active, ZQ Stop may be de-asserted, which will immediately begin a recalibration and enable subsequent periodic background calibrations. When the memory controller de-asserts ZQ Stop it shall reset MR28 OP[1] to zero for all die sharing the ZQ resource within 100ns as described in 4.2.1.2.2. The ZQUF will be updated and results from the recalibration can be latched after the appropriate tZQCAL time (tZQCAL4, tZQCAL8 or tZQCAL16) has been satisfied.

#### 4.2.1.1.6 Maintaining Accurate Calibration – Command-Based Calibration Mode

To maintain Pull-down/ODT calibration and Voh calibration when DVFSQ is not active:

1. Periodically, as system conditions warrant, issue a ZQCal Start command to the ZQ Initiator die.
2. After expiration of the appropriate tZQCAL time (tZQCAL4, tZQCAL8 or tZQCAL16), issue a ZQCal Latch command to each die.

Repeat 1-2 as needed.

When DVFSQ is active no recalibration may be performed.

#### 4.2.1.1.7 Changing between Calibration Modes

Changing between calibration modes may be performed any time after powerup and initialization time Tf when the device is not in power-down or deep sleep mode.

##### 4.2.1.1.7.1 Changing between Calibration Modes when DVFSQ is not Active

To change from Background Calibration Mode to Command-Based Calibration mode for all die sharing a ZQ resource when DVFSQ is not active:

1. Write the ZQ Initiator die MR28 OP[5] = 1B. MR28 OP[5] may also be updated on ZQ Target die but it is not required as this bit is ignored by the LPDDR5 ZQ Target die.
2. Wait tZQCALx
3. Begin to issue ZQCal Start commands to the ZQ Initiator die and subsequent ZQ Latch commands to all die to begin periodic command-based calibration as described in 4.2.1.1.6.




Figure 15 — Background to Command-based Switching when DVFSQ is not Active

To change from Command-Based Calibration mode to Background Calibration mode for all die sharing a ZQ resource when DVFSQ is not active:

1. Ensure tZQCALx has been met from any previous ZQCal Start command.
2. Write the ZQ Initiator die MR28 OP[5] = 0B. MR28 OP[5] may also be set to 0B on ZQ Target die if desired.
3. Issue ZQCal Latch commands as described in 4.2.1.1.5.

#### 4.2.1.1.7.1 Changing between Calibration Modes when DVFSQ is not active (cont'd)




Figure 16 — Command-based to Background Switching when DVFSQ is not Active

#### 4.2.1.1.7.2 Changing between Calibration Modes when DVFSQ is Active

To change from Background Calibration Mode to Command-Based Calibration mode for all die sharing a ZQ resource when DVFSQ is active:

1. Write the ZQ Initiator die MR28 OP[5] = 1<sub>B</sub>. MR28 may also be updated on ZQ Target die but it is not required as this bit is ignored by the LPDDR5 ZQ Target die.
2. MR28 OP[1] ZQ Stop shall be written to 0<sub>B</sub> for all die sharing the ZQ resource. This may occur simultaneously with the write to MR28 OP[5], or at any time at least  $t_{ZQSTOP}$  before a ZQCal Start command may be issued to the ZQ Initiator die (when DVFSQ is no longer active).




Figure 17 — Background to Command-based Switching when DVFSQ is Active

To change from Command-Based Calibration mode to Background Calibration mode for all die sharing a ZQ resource when DVFSQ is active:

1. Write all ZQ Target die MR28 OP[1] = 1<sub>B</sub>.
2. Write the ZQ Initiator die MR28 OP[5] = 0<sub>B</sub> and MR28 OP[1] = 1<sub>B</sub>. These writes should occur simultaneously—if not simultaneously, MR28 OP[1] shall be written first.
3. After DVFSQ is no longer active, MR28 OP[1] shall be written to 0<sub>B</sub> for all die sharing the ZQ resource.

#### 4.2.1.1.7.2 Changing between Calibration Modes when DVFSQ is active (cont'd)




Figure 18 — Command-based to Background Switching when DVFSQ is Active

### 4.2.1.2 ZQ Stop Functionality

#### 4.2.1.2.1 ZQ Resistor Sharing by other Device(s)

##### 4.2.1.2.1.1 ZQ Resistor Sharing in Background Calibration Mode

In Background Calibration mode, a ZQ Stop function is provided to enable another device or devices to share the ZQ resistor. This function is enabled by MR28 OP[1]=ZQ Stop. When another device needs to use the ZQ resistor, MR28 OP[1] shall be set to 1 for all LPDDR5 devices that share ZQ resources. This will halt background calibration operations within delay time  $t_{ZQSTOP}$  (see Table 24) for each LPDDR5 device. Once  $t_{ZQSTOP}$  has expired for all LPDDR5 devices that share the ZQ resource, another device may use the resource. When the ZQ resource is no longer needed by the other device or devices the ZQ Stop MR bit should be reset to 0 to allow background calibrations to continue normally. When the ZQ Stop MR bit is reset to 0, periodic background calibrations will be re-started.

Since ZQ Stop inhibits the LPDDR5 devices from recalibrating, note that changing system conditions while the ZQ Stop MR bit is set may cause the LPDDR5 ZQ calibration accuracy to deviate from specification. To ensure continued accurate calibration as discussed in 4.2.1.1.5 and 4.2.1.1.6, the ZQ Stop MR bit shall not be set for longer than  $t_{ZQINT}$  when set to background calibration mode, or the normal application-specific ZQCal Start command interval when set to command-based calibration mode.

##### 4.2.1.2.1.2 ZQ Resistor Sharing in Command-Based Calibration Mode

In command-based calibration mode, ZQCal Start commands shall not be issued to the ZQ Initiator die while the ZQ resistor is being used by any other device unless the ZQ Stop is set. The memory controller shall ensure  $t_{ZQCAL4}$ ,  $t_{ZQCAL8}$  or  $t_{ZQCAL16}$  from the most-recent ZQCal Start command has been met before allowing any device to use the ZQ resistor unless the ZQ Stop bit is set. The LPDDR5 device will ignore ZQCal Start commands received while MR28 OP[1] ZQ Stop is set to 1<sub>B</sub>.

##### 4.2.1.2.2 Stopping Background Calibration when DVFSQ is Active

In Background Calibration mode, the calibration shall be halted by setting ZQ Stop before DVFSQ is entered. ZQ Stop may be reset to 0 when DVFSQ is no longer active (when VDDQ is returned to a 0.5v nominal level). Resetting of ZQ Stop will start background calibration(s) immediately. After expiration of the appropriate  $t_{ZQCAL}$  time ( $t_{ZQCAL4}$ ,  $t_{ZQCAL8}$  or  $t_{ZQCAL16}$ ) from resetting of ZQ Stop on the ZQ Initiator die, the memory controller may check the ZQUF flags, or may issue a ZQCal Latch command to all die sharing the ZQ resource. To guarantee recalibration of all die sharing the ZQ resource within  $t_{ZQCAL}$ , the MR28 OP[1] ZQ Stop bit shall be reset for all Target die sharing the ZQ resource either before, or no later than 100ns after, the MR28 OP[1] ZQ Stop bit is reset on the ZQ Initiator die.



#### 4.2.1.2.3 Stopping Background Calibration when VDDQ is Powered Off


In Background Calibration mode, before entering Power-down mode, the calibration shall be halted by setting ZQ Stop when VDDQ is going to be powered off. When Power-down mode is exited, ZQ Stop should be reset to 0 to re-enable background calibration. Resetting of ZQ Stop on the ZQ Initiator die will start background calibration(s) immediately. After expiration of the appropriate tZQCAL time (tZQCAL4, tZQCAL8 or tZQCAL16) from resetting of ZQ Stop, the memory controller may check the ZQUF flags, or may issue a ZQCal Latch command to each die sharing the ZQ resource. To guarantee recalibration of all die sharing the ZQ resource within tZQCAL, the MR28 OP[1] ZQ Stop bit shall be reset for all Target die sharing the ZQ resource either before, or no later than 100ns after, the MR28 OP[1] ZQ Stop bit is reset on the ZQ Initiator die.

**Table 24 — ZQ Calibration Timing Parameters**

Parameter	Symbol	Min/Max	Value	Units
ZQ Calibration Command to Latch Time, $NZQ \leq 4$	tZQCAL4	Min	1.5	$\mu s$
ZQ Calibration Command to Latch Time, $4 < NZQ \leq 8$	tZQCAL8	Min	3	$\mu s$
ZQ Calibration Command to Latch Time, $NZQ$ $8 < NZQ \leq 16$	tZQCAL16	Min	6	$\mu s$
ZQ Calibration Latch Time	tZQLAT	Min	MAX(30ns, 4nCK)	ns
ZQ Calibration Reset Time	tZQRESET	Min	MAX(50ns, 3nCK)	ns
Delay Time from ZQ Stop Bit Set to ZQ Resistor Available	tZQSTOP	Max	30	ns
Background Calibration Interval	tZQINT	Max	Programmable, 32, 64, 128, or 256	ms
Maximum Number of LPDDR5 Devices (die) Connected to a Single ZQ Resistor	NZQ	Max	16	Die
Maximum Capacitive Load on ZQ Network	CZQ_N	Max	TBD	pF

### 4.2.1.3 ZQ Reset

Setting the ZQ Reset MR bit resets the output impedance calibration to a default accuracy of  $\pm 30\%$  across process, voltage, and temperature. The ZQ Reset command is executed by writing MR28-OP[0] = 1b. The ZQ Reset command will also reset the ZQ Stop MR28 OP[1] and ZQUF MR4 OP[5] bits to 0. ZQ Reset will not change the state of the ZQ Mode or ZQ Interval MR bits MR28 OP[5] or OP[3:2]. If CA ODT is enabled, the CA bus shall maintain a deselect state during tZQRESET to allow CA ODT calibration settings to be updated. In any case, operations that initiate DQ operations are always disallowed during tZQRESET. The ZQ Reset MR bit shall be reset to 0b by the DRAM after tZQRESET. To reset the ODT and output impedance in a multi-die package, the ZQ Reset function shall be issued to all die regardless of ZQ Initiator or ZQ Target designation.



NOTE 1 WRITE and PRECHARGE operations are shown for illustrative purposes. Any single or multiple valid commands may be executed within the tZQCAL time and prior to latching the results.

NOTE 2 Before the ZQCal Latch command can be executed, any prior commands that utilize the DQ bus shall have completed.

WRITE commands with DQ termination shall be given enough time to turn off the DQ ODT before issuing the ZQCal Latch command. See 7.6.4 the ODT section for ODT timing.

**Figure 19 — ZQCal Timing**

### 4.2.1.4 Multi-die Package Considerations

Up to NZQ LPDDR5 devices within a single package may connect to the same ZQ resistor. ZQCal Start commands (when in command-based calibration mode) are required for the Initiator die and may be issued to other memory die sharing a ZQ resource asynchronously or simultaneously. ZQCal Start commands to non-Initiator die are ignored. ZQCal Latch commands, when required, are necessary for each die. When multiple die share a ZQ resource and a ZQ Initiator die is managing calibration (when DVFSQ is inactive, either in background mode or by accepting ZQCal Start commands), the MR28 OP[1] ZQ Stop bit shall be set to 0B for all ZQ Target die sharing the ZQ resource. No other arbitration considerations are required.

#### **4.2.1.4.1 Other Considerations in Background Calibration Mode**

Each LPDDR5 die includes a single ZQ pin and associated ZQ calibration circuitry. Calibration values from this circuit will be generated and used according to the following protocol:

- Setting of the ZQ Stop bit always has priority over background calibration processes
- If the ZQ Stop MR bit is set to 1 while a background ZQ calibration is in progress, the background calibration will be interrupted
- A background calibration will start immediately when the ZQ Stop MR bit is reset to 0
- A background calibration will not start while the ZQ Stop MR bit is set to 1
- The ZQUF bit will not be reset by setting of the ZQ Stop bit to 1
- The ZQUF bit will be reset only by a ZQCal Latch command or ZQ Reset
- The ZQUF bit will be set if calibration codes do not match the currently latched codes even when the device is in Self-refresh or Power-down mode, providing ZQ Stop is not set

#### **4.2.1.4.2 Other Considerations in Command-Based Calibration Mode**

Packages include one or more ZQ pin(s) and associated ZQ calibration circuitry. Calibration values from this circuit or circuits will be generated and used according to the following protocol:

ZQCal Latch commands that do not meet the corresponding tZQCAL4, tZQCAL8 or tZQCAL16 may latch the results of the previous most recently completed ZQ calibration

#### **4.2.1.5 ZQ External Resistor, Tolerance, and Capacitive Loading**

To use the ZQ calibration function, a 240 ohm,  $\pm 1\%$  tolerance external resistor shall be connected between the ZQ pin and VDDQ.

The total capacitive loading on the ZQ pin shall be limited to CZQ\_N.

#### **4.2.1.6 Flow Chart Examples**

The flow charts in Figures 20–24 are representative only of one set of LPDDR5 die that share a single ZQ resource. These are examples only; there may be other valid methods of operation.

#### 4.2.1.6 Flow Chart Examples (cont'd)






Figure 20 — Initialization to Background Calibration Flow Chart, no DVFSQ Support

#### 4.2.1.6 Flow Chart Examples (cont'd)



**Figure 21 — Initialization to Command-based Calibration Flow Chart, no DVFSQ Support, Option 1 (Check Initiator)**

#### 4.2.1.6 Flow Chart Examples (cont'd)



**Figure 22 — Initialization to Command-based Calibration Flow Chart, no DVFSQ Support,  
Option 2 (Ignore Initiator)**

#### 4.2.1.6 Flow Chart Examples (cont'd)




Figure 23 — Initialization to Background Calibration Flow Chart, with DVFSQ Support

#### 4.2.1.6 Flow Chart Examples (cont'd)




Figure 24 — Initialization to Command-based Calibration Flow Chart, with DVFSQ Support



## 4.2.2 Command Bus Training

The LPDDR5 SDRAM command bus must be trained before enabling termination for high-frequency or mid-frequency operation. LPDDR5 SDRAM provides an internal VREF(CA) that default level is suitable for un-terminated, low-frequency operation, however the VREF(CA) must be trained to achieve suitable receiver voltage margin for terminated, high-frequency or mid-frequency operation. The training mode described here centers the internal VREF(CA) in the CA data eye and at the same time allows for timing adjustments of the CS and CA signals to meet their Rx Mask requirements. For the training sequence simplicity and difficulty to capture CA inputs prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the Command Bus Training.

Once LPDDR5 SDRAM has entered CBT mode by MRW, only DES and MRW for exiting CBT mode are allowed.

The LPDDR5 SDRAM supports two Command Bus Training modes and their feature is as follows. CBT mode is selected by MR13 OP[6] ( CBT mode1: MR13 OP[6] = 0<sub>B</sub>, CBT mode2: MR13 OP[6] = 1<sub>B</sub> )

In multi-rank/channel system sharing the CA bus, the terminated die should be trained first, followed by the nonterminated die(s). See 7.6.4 for more information. For the WCK ODT setting in multi-rank/channel system, only one of SDRAM connected to a common WCK signal can set to CBT mode, the MR of Non-CBT trained SDRAM(s) is required to be set MR18 OP[2:0]=000<sub>B</sub>.

The Corresponding DQ pins in this definition may differ depending on the package configuration. For example, in case of a package which contains Byte-mode devices, DQ[15:8] and DMI[1] balls can be connected to DQ[7:0] and DMI[0] pads of byte-mode device.

### 4.2.2.1 Three Physical Mode Register

LPDDR5 SDRAM has three physical mode registers to reduce MR setting time at changing operating frequency. Active or inactive of mode register is chosen by MR16 OP[3:2]: FSP-OP (Frequency Set Point Operation Mode). Settings that can be specified in MR16 OP[3:2] is FSP-OP[0], FSP-OP[1] and FSP-OP[2].

**Table 25 — Relation between MR16 OP[3:2] Setting and Physical Register Number**

MR16 OP[3:2] FSP-OP	Symbol	Physical Mode Register Number		
		0	1	2
00 <sub>B</sub>	FSP-OP[0]	Active	Non-active	Non-active
01 <sub>B</sub>	FSP-OP[1]	Non-active	Active	Non-active
10 <sub>B</sub>	FSP-OP[2]	Non-active	Non-active	Active

Enabling Write/Read to each mode register is selected by MR16 OP[1:0] FSP-WR (Frequency Set Point Write/Read Enable). MR data can be read/written from/to the selected mode register by FSP-WR.

**Table 26 — Relation between MR16 OP[1:0] Setting and Physical Register Number**

MR16 OP[1:0] FSP-WR	Symbol	Physical Register Number		
		0	1	2
00 <sub>B</sub>	FSP-WR[0]	Writable/Readable	-	-
01 <sub>B</sub>	FSP-WR[1]	-	Writable/Readable	-
10 <sub>B</sub>	FSP-WR[2]	-	-	Writable/Readable

The FSP-OP and FSP-WR functions operate completely independently.

#### 4.2.2.2 Command Bus Training Model

The LPDDR5 SDRAM uses Frequency Set Points to enable multiple operating settings for the die. The LPDDR5 SDRAM is initiated to FSP-OP[0] at power-up, which has the default settings to operate in untrained, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR16 OP[1:0] for FSP-WR (Frequency Set Point Write/Read Enable), setting all other mode register bits for FSP-OP (Frequency Set Point Operation Mode) to make the desired settings for high-frequency or mid-frequency operation, and setting MR16 OP[5:4] for Command Bus Training Mode selection.

Prior to entering Command Bus Training, the LPDDR5 SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when DQ[7] is driven HIGH, the LPDDR5 SDRAM will automatically switch to the active FSP register set FSP-OP[x], FSP-OP[y] or FSP-OP[z] according to MR16 OP[5:4] and use the active register settings during training. Upon Command Bus Training exit when DQ[7] is driven LOW, the LPDDR5 SDRAM will automatically switch back to the original FSP register set FSP-OP[x], returning to the “known-good” state that was operating prior to training.

LPDDR5 SDRAM can select the Command Bus Training CA phase by MR16 OP[7] setting. If MR16 OP[7] = 0<sub>B</sub>, DQ outputs CA pattern latched by CK<sub>t</sub> rising edge. If MR16 OP[7] = 1<sub>B</sub>, DQ outputs CA pattern latched by CK<sub>t</sub> falling edge.

Differential WCK input is needed during CBT mode. Hence MR20 OP[3:2] is required to set 00<sub>B</sub> to both FSP set which use CBT training prior to entering CBT mode. In addition, VRCG shall be turned on during CBT mode with DVFSQ.

- 1) Set MR13 OP[6]=0<sub>B</sub> for Command Bus Training Model.
- 2) To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR16 OP[5:4] for the CBT mode selection. WCK ODT value is fixed 40ohm regardless of MR18 setting and DQ ODT and NT-ODT state are off during CBT mode. WCK input is required to be valid level (WCK<sub>t</sub> = Low and WCK<sub>c</sub> = High) and DQ7 is required to be low before MRW-2 command input. After tCBTWCKPRE<sub>static</sub>, WCK signal can be toggling. tWCK2DQ7H is required to satisfy before DQ7 goes high.
- 3) DQ[7] is driven HIGH and when LPDDR5 SDRAM samples HIGH level of DQ[7] by WCK, the LPDDR5 SDRAM switches from FSP-OP[x] to FSP set defined by MR16 OP[5:4] completing the entry into Command Bus Training mode. In this case, WCK doesn't need to synchronize clock (CK) signal. After tDQ7HWCK, WCK can be valid level (WCK<sub>t</sub> = Low and WCK<sub>c</sub> = High) or changed WCK frequency.
- 4) At time tCAENT later, LPDDR5 SDRAM can accept to input CA training pattern via CA bus.
- 5) To verify that the receiver has the correct VREF(CA) setting and to further train the CA eye relative to clock(CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
- 6) To exit Command Bus Training mode, drive DQ[7] LOW and after time tDQ7LWCK + tVREFCA\_LONG issue the MRW command to set MR16 OP[5:4] = 00<sub>B</sub>. After time tMRD the LPDDR5 SDRAM is ready for normal operation. After training exit, the LPDDR5 SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may be entered from IDLE or Self Refresh states. When entering CBT, the SDRAM must not be a Power Down state or Deep Sleep Mode. Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

#### 4.2.2.2 Command Bus Training Model1 (cont'd)

Table 27 — Mapping of CA Input Pin and DQ Output Pin

Mapping							
CA Number	CA6	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

#### Training Sequence for Single-Rank Systems

Note that an example shown here is assuming an initial low-frequency, un-termination operating point, training a high-frequency or a mid-frequency, termination operating point. **The blue text is low-frequency, the red text is high-frequency.** Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point “X” for low frequency operation and Frequency Set Point “Y” for high frequency operation.

- 1) Set MR16 OP[1:0] to enable writing to Frequency Set Point “Y” (FSP-WR[y]).
- 2) Write FSP-WR[y] registers for all channels to set up high frequency operating parameters.
- 3) Set MR16 OP[5:4] to select CBT mode (CBT[y]).
- 4) Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
- 5) Drive DQ[7] HIGH, and then change CK frequency to the high frequency operating point.
- 6) Perform Command Bus Training (CS and CA).
- 7) Exit training by driving DQ[7] LOW, a change CK frequency to the low frequency operating point prior to driving DQ[7] Low, and then issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.
- 8) Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 9) Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, and change CK frequency to the high frequency operation point. At this point the Command Bus is trained and other training or normal operation can be executed.

#### Training Sequence for Multi-Rank Systems

Note that an example shown here is assuming an initial low-frequency, un-termination operating point, training a high-frequency or a mid-frequency, termination operating point. **The blue text is low-frequency, the red text is high-frequency.** Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point “X” for low frequency operation and Frequency Set Point “Y” for high frequency operation. FSP-WR[x] and FSP-OP[x] are initial state for both terminated rank and non-terminated rank. WCK ODT and NT-ODT for both terminated rank and non-terminated rank are required to be disabled with both FSP-OP[x] and FSP-OP[y] prior to start the command bus training: WCK ODT: MR18 OP[2:0]=000<sub>B</sub>, NT-ODT: MR11 OP[3]=0<sub>B</sub> or MR41 OP[7:5]=000<sub>B</sub>.


The WCK ODT and NT-ODT setting is to be disabled to ensure sufficient amplitude for WCK and DQ[7] input. These signal pins are applied in several functions during CBT mode, controlling entering/exiting CBT mode and capturing DQ[7] input level, for example.

#### 4.2.2.2 Command Bus Training Model (cont'd)

- 1) Set MR16 OP[1:0] to enable writing to Frequency Set Point “Y” (FSP-WR[y]) for both ranks.
- 2) Write FSP-WR[y] registers for all channels to set up high frequency operating parameters for both ranks.
- 3) Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode (CBT[y]) on the terminating rank: Set MR16 OP[5:4] to select CBT mode (CBT[y]).
- 4) Drive DQ[7] HIGH on the terminating rank (or all ranks), and then change CK frequency to the high frequency operating point.
- 5) Perform Command Bus Training on the terminating rank (CS and CA).
- 6) A change CK frequency to the low frequency operating point, and then driving DQ[7] LOW on the terminating rank (or all ranks). When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM)
- 7) Issue MRW-1 and MRW-2 commands to exit Command Bus Training mode (Normal Operation) on the terminating rank: Set MR16 OP[5:4] to select Normal Operation.
- 8) Write the trained values to FSP-WR[y] of the terminating rank by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 9) Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode (CBT[y]) on the non-terminating rank: Set MR16 OP[5:4] to select CBT mode (CBT[y]). But, keep DQ[7] LOW.
- 10) Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] to turn on termination. and then change CK frequency to the high frequency operating point.
- 11) Drive DQ[7] HIGH on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y].
- 12) Perform Command Bus Training on the non-terminating rank (CS and CA).
- 13) Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] to turn off termination.
- 14) Exit training by driving DQ[7] LOW on the non-terminating rank, change CK frequency to the low frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.
- 15) Write the trained values of the non-terminating rank to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 16) Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] to turn on termination, and change CK frequency to the high frequency operation point. At this point the Command Bus is trained for both ranks and other training or normal operation can be executed.

The basic timing diagrams of Command Bus Training Model are shown in following figures.

#### 4.2.2.2 Command Bus Training Model (cont'd)



NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.

NOTE 2 The input clock condition should be satisfied tCKPRECS.

NOTE 3 Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.

NOTE 4 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT CA disabled, then termination will not enable in CA Bus Training mode.


NOTE 5 WCK ODT state is set to a fixed value and DQ ODT/NT-ODT are turned off during CBT operation.

**NOTE 6** The same FSP and clock frequency may be used before and after Command Bus Training entry.

NOTE 7    CBT Phase: MR16 OP[7] = 0<sub>B</sub>

**Figure 25 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (WCK Frequency Change)**


#### 4.2.2.2 Command Bus Training Model1 (cont'd)



- NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.
- NOTE 2 The input clock condition should be satisfied tCKPRECS.
- NOTE 3 Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.
- NOTE 4 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT CA disabled, then termination will not enable in CA Bus Training mode.
- NOTE 5 WCK ODT state is set to a fixed value and DQ ODT/NT-ODT are turned off during CBT operation.
- NOTE 6 WCK frequency is don't care during CBT operation as far as the frequency is within the allowed range of each frequency mode (MR18 OP[3]). WCK toggle may stopped after tDQ7HWCK, but WCK pair should be driven at static levels (WCK\_t/c = Low/High). WCK should toggle to satisfy tWCK2DQ7H before DQ[7] changes again.
- NOTE 7 The same FSP and clock frequency may be used before and after Command Bus Training entry.
- NOTE 8 CBT Phase: MR16 OP[7] = 1<sub>B</sub>

**Figure 26 — Entering Command Bus Training Mode and CA Training Pattern Input and Output  
(WCK Frequency change: Fall Edge Training)**

#### 4.2.2.2 Command Bus Training Mode1 (cont'd)



NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.

NOTE 2 The input clock condition should be satisfied tCKPRECS.

NOTE 3 Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.

NOTE 4 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate(i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT CA disabled, then termination will not enable in CA Bus Training mode.

NOTE 5 WCK ODT state is set to a fixed value and DQ ODT/NT-ODT are turned off during CBT operation.

NOTE 6 Set fixed WCK frequency during CBT operation regardless of CK:WCK ratio.

WCK frequency is don't care during CBT operation as far as the frequency is within the allowed range of each frequency mode (MR18 OP[3]). WCK toggle may stopped after tDQ7HWCK, but WCK pair should be driven at static levels (WCK t/c = Low/High). WCK should toggle to satisfy tWCK2DQ7H before DQ[7] changes again.


**NOTE 7** The same FSP and clock frequency may be used before and after Command Bus Training entry.

NOTE 8    CBT Phase: MR16 OP[7] = 0<sub>B</sub>

**Figure 27 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (Fixed WCK Frequency)**



#### 4.2.2.2 Command Bus Training Model (cont'd)



NOTE 1 CK is required to satisfy tDQ7LCK before DQ[7] is driven low.

NOTE 2 DQ[7] and WCK signal are required to be valid level until tMRD which is caused by MRW command to exit this mode is satisfied.

**NOTE 3** After DQ[7] is driven low and the SDRAM samples the LOW level of DQ[7] by WCK toggle, the SDRAM ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP).  
Example: If the SDRAM was using FSP-OP[x], FSP-OP[y] or FSP-OP[z] for training, then it will switch to FSP-OP[x] after DQ[7] is driven LOW and sampled LOW level by WCK toggle.

NOTE 4 WCK doesn't need to synchronize with clock signal during CBT mode.

**Figure 28 — Consecutive CA input and Exiting Command Bus Training Mode**



#### 4.2.2.2 Command Bus Training Model (cont'd)

### Table 28 — Command Bus Training AC Timing Table

Item	Symbol	Min/ Max	Data Rate (Mbps)												Unit	Notes
			5	1	1	2	2	3	3	4	4	5	6	6		
			3	0	6	1	7	2	7	2	8	5	0	4		
Command Bus Training Timing			3	6	0	3	0	0	3	6	0	0	0	0		
Static WCK period (CBT entry to WCK toggling start)	tCBTWCKPRE_s tatic	Min	Max(20 ns, 2nCK)												ns	
Set-up margin between DQ7 and WCK	tWCK2DQ7H	Min	Max(5 ns, 12nWCK)												ns	
Hold margin between DQ7 and WCK	tDQ7HWCK	Min	Max(5 ns, 12nWCK)												ns	
Clock and Command Valid after DQ7 HIGH	tDQ7HCK	Min	Max(5 ns, 3nCK)												ns	
ODT CA change latency after DQ7 HIGH	tDQ7FSP	Max	20												ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = Max(7ns, 3nCK) )												ns	
Valid Clock Requirement after CS High	tCKPSTCS	Min	Max(7.5 ns, 3nCK)												ns	
Delay time from DQ[7] High to CA Bus Training	tCAENT	Min	250												ns	
Asynchronous Data Read	tADR	Max	20												ns	
CA Bus Training Command to CA Bus Training Command delay	tCACD	Min	RU(tADR/tCK)												tCK	1
Valid Clock Requirement before DQ7 Low	tDQ7LCK	Min	Max(5 ns, 3nCK)												ns	
DQ<7> Low to DQ driver off	tMRZ	Min	1.5												ns	
DQ7 Low to static WCK	tDQ7LWCK	Min	Max(5 ns, 12nWCK)												ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT	Min	Max(5nCK, 250ns)												ns	
Stable time for WCK ODT	tCBTWCKODTFIX	Max	20												ns	
Turned off time for DQ ODT	tCBTODTOFF	Max	20												ns	
Turn off time for NT-ODT	tCBTNTODTOFF	Max	20												ns	
NOTE 1 If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.																

#### 4.2.2.3 Command Bus Training Mode1 (FSP with DVFSQ Enable)


CBT for FSP with DVFSQ enable(MR19 OP3[3:2]=01<sub>B</sub>), follow below steps.

This section will apply to SDRAM which supports DVFSQ function.

The red text is DVFSQ disabled mode, the blue text is DVFSQ enabled mode.

- 1) Set MR16 OP[1:0] to enable writing to Frequency Set Point “Y” (FSP-WR[y]).
- 2) Write FSP-WR[y] registers for all channels to set up DVFSQ enabled operating parameters.
- 3) Disable SoC ODT and set MRW MR17 OP[2:0]=000<sub>B</sub>.
- 4) In case of Background ZQ calibration mode, issue MRW MR28 to set ZQ\_STOP(MR28 OP[1]=1<sub>B</sub>) and Wait tZQSTOP.
- 5) Set to VRCG VREF High Current Mode: MR16 OP[6]=1<sub>B</sub> and wait tVRCG Enable
- 6) Set MR16 OP[5:4] to select CBT mode (CBT[y]) by MRW-1 and MRW-2 commands: Entering CBT mode.
- 7) Drive DQ[7] HIGH, and then ramp VDDQ down to 0.3V nominal. (Do not TRAIN HERE!)  
For VDDQ slew rate, VDQSR1, refer to “DVFSQ mode” spec.
- 8) VREFCA update timing, tVREF\_CA\_long is required after the VDDQ ramp down is completed.
- 9) Perform Command Bus Training (CS and CA).
- 10) Before the CBT exit, ramp VDDQ up to 0.5V nominal. For VDDQ slew rate, VDQSR1, refer to “DVFSQ mode” spec. Change CK frequency to the FSP[x] frequency operating point prior to driving DQ[7] Low
- 11) Exit training by driving DQ[7] LOW. When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 12) Wait tXCBT
- 13) Issue MRW-1 and MRW-2 commands to exit Command Bus Training mode and to set VRCG VREF High Current mode is disabled as needed.  
Issue ZQ\_Stop (set MR28 OP[1]=0<sub>B</sub>) for starting Background ZQ Calibration.
- 14) Wait tZQCALx and issue ZQCal Latch commands.
- 15) Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 16) Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, and change CK frequency and VDDQ level to the FSP-OP[y] operation point. At this point the Command Bus is trained and other training or normal operation can be executed.

#### 4.2.2.3 Command Bus Training Model1 (FSP with DVFSQ Enable) (cont'd)



NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.

NOTE 2 The input clock condition should be satisfied tCKPRECS.

NOTE 3 Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.

NOTE 4 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate(i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values.


NOTE 5 CA ODT, WCK ODT and DQ ODT/NT-ODT are turned off during CBT with DVFSQ operation.

**NOTE 6** The same FSP and clock frequency may be used before and after Command Bus Training entry.

NOTE 7    CBT Phase: MR16 OP[7] = 0<sub>B</sub>

**Figure 29 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (Background ZQ Calibration)**

#### 4.2.2.3 Command Bus Training Model1 (FSP with DVFSQ Enable) (cont'd)



NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.

NOTE 2 The input clock condition should be satisfied tCKPRECS.

**NOTE 3** Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.

NOTE 4 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate(i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values.


NOTE 5 CA ODT, WCK ODT and DQ ODT/NT-ODT are turned off during CBT with DVFSQ operation.

**NOTE 6** The same FSP and clock frequency may be used before and after Command Bus Training entry.

NOTE 7    CBT Phase: MR16 OP[7] = 0<sub>B</sub>

**Figure 30 — Entering Command Bus Training Mode and CA Training Pattern Input and Output (Command-based ZQ Calibration)**

### 4.2.2.3 Command Bus Training Model1 (FSP with DVFSQ Enable) (cont'd)



- NOTE 1 CK is required to satisfy tDQ7LCK before DQ[7] is driven low.
- NOTE 2 DQ[7] and WCK signal are required to be valid level until tMRD which is caused by MRW command to exit this mode is satisfied.
- NOTE 3 After DQ[7] is driven low and the SDRAM samples the LOW level of DQ[7] by WCK toggle, the SDRAM ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP).  
Example: If the SDRAM was using FSP-OP[x], FSP-OP[y] or FSP-OP[z] for training, then it will switch to FSP-OP[x] after DQ[7] is driven LOW and sampled LOW level by WCK toggle.
- NOTE 4 WCK doesn't need to synchronize with clock signal during CBT mode.

**Figure 31 — Consecutive CA input and Exiting Command Bus Training Mode (Background ZQ Calibration)**

[illegible]

NOTE 4 WCK doesn't need to synchronize with clock signal during CBT mode.

**Figure 32 — Consecutive CA input and Exiting Command Bus Training Mode  
(Command-based ZQ Calibration)**

#### 4.2.2.4 Command Bus Training Mode2

The LPDDR5 SDRAM uses Frequency Set Points to enable multiple operating settings for the die. The LPDDR5 SDRAM is initiated to FSP-OP[0] at power-up, which has the default settings to operate in untrained, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR16 OP[1:0] for FSP-WR (Frequency Set Point Write/Read Enable), setting all other mode register bits for FSP-OP (Frequency Set Point Operation Mode) to make the desired settings for high-frequency or mid-frequency operation, and setting MR16 OP[5:4] for Command Bus Training Mode selection.

Prior to entering Command Bus Training, the LPDDR5 SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when DQ[7] is driven HIGH, the LPDDR5 SDRAM will automatically switch to the active FSP register set FSP-OP[x], FSP-OP[y] or FSP-OP[z] according to MR16 OP[5:4] and use the active register settings during training. Upon Command Bus Training exit when DQ[7] is driven LOW, the LPDDR5 SDRAM will automatically switch back to the original FSP register set FSP-OP[x], returning to the “known-good” state that was operating prior to training. The training values for VREF(CA) are not retained by the DRAM in FSP-OP[y] or FSP-OP[z] registers and must be written to the registers after training exit.

LPDDR5 SDRAM can select the Command Bus Training CA phase by MR16 OP[7] setting. If MR16 OP[7] = 0<sub>B</sub>, DQ outputs CA pattern latched by CK<sub>t</sub> rising edge. If MR16 OP[7] = 1<sub>B</sub>, DQ outputs CA pattern latched by CK<sub>t</sub> falling edge.

Differential WCK input is needed during CBT mode. Hence MR20 OP[3:2] is required to set 00<sub>B</sub> to both FSP set which use CBT training prior to entering CBT mode. In addition, VRCG shall be turned on during CBT mode with DVFSQ.

- 1) Set MR13 OP[6]=1<sub>B</sub> for Command Bus Training Mode2.
- 2) To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR16 OP[5:4] for the CBT mode selection. WCK ODT value is fixed to 40ohm regardless of MR18 setting, DQ ODT and NT-ODT states are turned off. WCK<sub>t</sub>, and WCK<sub>c</sub> are input pins for capturing DQ[7], DMI[0] levels by its toggling and DMI[0] is a dedicated pin for capturing the VrefCA setting from DQ[6:0] during CBT mode. WCK input is required to be valid level (WCK<sub>t</sub> = Low and WCK<sub>c</sub> = High), DQ[6:0] are required to be valid level and, DQ[7] and DMI[0] are required to be low before the MRW-2 command input. After tCBTWCKPRE<sub>static</sub>, WCK signal can be toggling and tWCK2DQ7H is required to be satisfied before DQ7 goes high. DQ[7] is driven HIGH and when the LPDDR5 SDRAM samples the high level of DQ[7] by WCK, the LPDDR5 SDRAM switches from FSP-OP[x] to FSP set defined by MR16 OP[5:4] completing the entry into Command Bus Training mode. When entering command Bus Training mode:
  - DQ[6:0] become input pins for setting VREF(CA) level and the VREF(CA) level is captured at the internal DMI[0] rising edge which LPDDR5 SDRAM samples High level of DMI[0] by WCK. The input level of DQ[6:0] is required to remain during the tDStrain + tDHtrain period and DMI[0] should be maintained "High" for tDHtrain, completing the latching of specific patterns.
  - DQ[6:0] become output pins to feedback the captured value via the command address bus from the CS HIGH signal until Low level of DMI[0] is sampled by WCK.
  - DMI[0] is used as a strobe pin for VREF(CA) setting updates via DQ[6:0] and is also used as a DQ[6:0] output-mode-off switch. The LPDDR5 SDRAM samples DQ[6:0] levels by the internal DMI[0] rising edge and then updates its VREF(CA) setting.
  - When the LOW level of DMI[0] is sampled by WCK, DQ[6:0] output mode is turned-off and input mode is turned on.

#### 4.2.2.4 Command Bus Training Mode2 (cont'd)

- 3) After  $tDQ7HWCK$  and  $tDQ72DQ$  from  $DQ[7]$  riding edge, the LPDDR5 SDRAM can accept its  $VREF(CA)$  value change using input signals of  $DQ[6:0]$ . The LPDDR5 SDRAM samples  $DQ[6:0]$  by the internal  $DMI[0]$  rising edge and then updates the existing value that was set via  $MR12 OP[6:0]$ . The mapping between  $MR12 OP$  code and  $DQ$ 's is shown in Table 29. At least one  $VREF(CA)$  setting is required before proceeding to the next training steps.
- 4) The new  $VREF(CA)$  value must “settle” for time  $tVREF\_LONG$  before attempting to latch CA information.
- 5) To verify that the receiver has the correct  $VREF(CA)$  setting and to further train the CA eye relative to clock( $CK$ ), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
- 6) To exit Command Bus Training mode, change  $CK$  frequency to the low frequency operating point and then drive  $DQ[7]$  Low. After time  $tDQ7LWCK + tXCBT$  issue the  $MRW$  command to set  $MR16 OP[5:4] = 00_B$ . After time  $tMRD$  the LPDDR5 SDRAM is ready for normal operation. After training exit, the LPDDR5 SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training. Command Bus Training may be entered from IDLE or Self Refresh states. When entering CBT in the Self Refresh state, the SDRAM is not required to be in a Power Down state or Deep Sleep Mode. Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

Command Bus Training may be entered from IDLE or Self Refresh states. When entering CBT, the SDRAM must not be a Power Down state or Deep Sleep Mode. Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.



#### 4.2.2.4 Command Bus Training Mode2 (cont'd)

Table 29 — Mapping of MR12 OP Code and DQ Numbers

	Mapping						
MR12 OP code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

Table 30 — Mapping of CA Input Pin and DQ Output Pin

	Mapping						
CA Number	CA6	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

#### Training Sequence for Single-Rank Systems

Note that an example shown here is assuming an initial low-frequency, un-termination operating point, training a high-frequency or a mid-frequency, termination operating point. **The blue text is low frequency, The red text is high frequency.** Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point “X” for low frequency operation and Frequency Set Point “Y” for high frequency operation.

- 1) Set MR16 OP[1:0] to enable writing to Frequency Set Point “Y” (FSP-WR[y]).
- 2) Write FSP-WR[y] registers for all channels to set up high frequency operating parameters.
- 3) Set MR16 OP[5:4] to select CBT mode (CBT[y]).
- 4) Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
- 5) Drive DQ[7] HIGH, and then change CK frequency to the high frequency operating point.
- 6) Perform Command Bus Training (VREF(CA), CS and CA).
- 7) Exit training by driving DQ[7] LOW, a change CK frequency to the low frequency operating point prior to driving DQ[7] Low, and then issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 8) Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 9) Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, and change CK frequency to the high frequency operation point. At this point the Command Bus is trained and other training or normal operation can be executed.

#### Training Sequence for Multi-Rank Systems

Note that an example shown here is assuming an initial low-frequency, un-termination operating point, training a high-frequency or a mid-frequency, termination operating point. **The blue text is low-frequency, the red text is high-frequency.** Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point “X” for low frequency operation and Frequency Set Point “Y” for high frequency operation. FSP-WR[x] and FSP-OP[x] are initial state for both terminated rank and non-terminated rank. WCK ODT and NT-ODT for both terminated rank and non-terminated rank are required to be disabled with both FSP-OP[x] and FSP-OP[y] prior to start the command bus training: WCK ODT: MR18 OP[2:0]=000<sub>B</sub>, NT-ODT: MR11 OP[3]=0<sub>B</sub> or MR41 OP[7:5]=000<sub>B</sub>.


#### 4.2.2.4 Command Bus Training Mode2 (cont'd)

The reason why recommended WCK ODT and NT-ODT setting to be disabled is that to ensure sufficient amplitude for WCK, DQ[7:0] and DMI input. Since these signal pins are applied several functions during CBT mode, controlling entering/exiting CBT mode and capturing DQ[7] input level, for example.

- 1) Set MR16 OP[1:0] to enable writing to Frequency Set Point “Y” (FSP-WR[y]) for both ranks.
- 2) Write FSP-WR[y] registers for all channels to set up high frequency operating parameters for both ranks.
- 3) Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode (CBT[y]) on the terminating rank: Set MR16 OP[5:4] to select CBT mode (CBT[y]).
- 4) Drive DQ[7] HIGH on the terminating rank (or all ranks), and then change CK frequency to the high frequency operating point.
- 5) Perform Command Bus Training on the terminating rank (VREF(CA), CS and CA).
- 6) A change CK frequency to the low frequency operating point, and then driving DQ[7] LOW on the terminating rank (or all ranks). When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM)
- 7) Issue MRW-1 and MRW-2 commands to exit Command Bus Training mode (Normal Operation) on the terminating rank: Set MR16 OP[5:4] to select Normal Operation.
- 8) Write the trained values to FSP-WR[y] of the terminating rank by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 9) Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode (CBT[y]) on the non-terminating rank: Set MR16 OP[5:4] to select CBT mode (CBT[y]). But, keep DQ[7] LOW.
- 10) Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] to turn on termination. and then change CK frequency to the high frequency operating point.
- 11) Drive DQ[7] HIGH on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y].
- 12) Perform Command Bus Training on the non-terminating rank (VREF(CA), CS and CA).
- 13) Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] to turn off termination.
- 14) Exit training by driving DQ[7] LOW on the non-terminating rank, change CK frequency to the low frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e., trained values are not retained by the SDRAM).
- 15) Write the trained values of the non-terminating rank to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 16) Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] to turn on termination, and change CK frequency to the high frequency operation point. At this point the Command Bus is trained for both ranks and other training or normal operation can be executed.

The basic timing diagrams of Command Bus Training Mode2 are shown in following figures.

#### 4.2.2.4 Command Bus Training Mode2 (cont'd)



NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.

NOTE 2 The input clock condition should be satisfied tCKPRECS.

NOTE 3 Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.

NOTE 4 The value of the DQ[6:0] signal level is sampled by the DMI[0] rising edge. The DRAM updates its VREFCA setting of MR12 temporary, after time tVREFCA\_long.

NOTE 5 tVREFCA\_long may be reduced to tVREFCA\_short.

NOTE 6 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate(i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT CA disabled, then termination will not enable in CA Bus Training mode.

NOTE 7 WCK ODT state is set to a fixed value and DQ ODT/NT-ODT are turned off during CBT operation.


NOTE 8 WCK frequency is don't care during CBT operation as far as the frequency is within the allowed range of each frequency mode (MR18 OP[3]). WCK toggle may be stopped during tDQ72DQ and after tDHtrain, but WCK pair should be driven at static levels as WCK\_t = Low and WCK\_c = High. WCK should toggle to satisfy tWCK2DQ7H and tDStrain before either DQ[7] or DMI[0] changes again.

NOTE 9 The same FSP and clock frequency may be used before and after Command Bus Training entry.

NOTE 10 CBT Phase: MR16 OP[7] = 0B

**Figure 33 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (WCK Frequency Change)**


#### 4.2.2.4 Command Bus Training Mode2 (cont'd)



- NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.
- NOTE 2 The input clock condition should be satisfied tCKPRECS.
- NOTE 3 Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.
- NOTE 4 The value of the DQ[6:0] signal level is sampled by the DMI[0] rising edge. The DRAM updates its VREFCA setting of MR12 temporary, after time tVREFCA\_long.
- NOTE 5 tVREFCA\_long may be reduced to tVREFCA\_short.
- NOTE 6 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate(i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT CA disabled, then termination will not enable in CA Bus Training mode.
- NOTE 7 WCK ODT state is set to a fixed value and DQ ODT/NT-ODT are turned off during CBT operation.
- NOTE 8 Set fixed WCK frequency during CBT operation regardless of CK:WCK ratio.  
WCK frequency is don't care during CBT operation as far as the frequency is within the allowed range of each frequency mode (MR18 OP[3]). WCK toggle may be stopped during tDQ72DQ and after tDHtrain, but WCK pair should be driven at static levels as WCK\_t = Low and WCK\_c = High. WCK should toggle to satisfy tWCK2DQ7H and tDStrain before either DQ[7] or DMI[0] changes again.
- NOTE 9 The same FSP and clock frequency may be used before and after Command Bus Training entry.
- NOTE 10 CBT Phase: MR16 OP[7] = 0<sub>B</sub>

**Figure 34 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (Fixed WCK Frequency)**

#### 4.2.2.4 Command Bus Training Mode2 (cont'd)



- NOTE 1 The value of the DQ[6:0] signal level is sampled by DMI[0] rising edge. The DRAM updates its VREFCA setting of MR12 temporary, after time tVREFCA\_long.
- NOTE 2 To change read mode to write mode for DQ pins, DMI[0] has to be driven LOW.
- NOTE 3 tVREFCA\_long may be reduced to tVREFCA\_short.

**Figure 35 — CA Pattern Input/Output to Vref Setting Input**

4.2.2.4 Command Bus Training Mode2 (cont'd)





Figure 36 — Consecutive CA training pattern Input/Output

#### 4.2.2.4 Command Bus Training Mode2 (cont'd)



- NOTE 1 CK is required to satisfy tDQ7LCK before DQ[7] is driven low.
- NOTE 2 DQ[7], DMI[0] and WCK signal are required to be valid level until tMRD which is caused by MRW command to exit this mode is satisfied.
- NOTE 3 After DQ[7] is driven low and the SDRAM samples the LOW level of DQ[7] by WCK toggle, the SDRAM ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP).  
Example: If the SDRAM was using FSP-OP[x], FSP-OP[y] or FSP-OP[z] for training, then it will switch to FSP-OP[x] after DQ[7] is driven LOW and sampled LOW level by WCK toggle.
- NOTE 4 Training values are not retained by the SDRAM and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREFCA will return to the value programmed in the original set point.
- NOTE 5 WCK doesn't need to synchronize with clock signal during CBT mode.

Figure 37 — Exiting Command Bus Training Mode



**Table 31 — Command Bus Training AC Timing Table**

Item	Symbol	Min/ Max	Data Rate (Mbps)												Unit	Notes
			5	1	1	2	2	3	3	4	4	5	6	6		
			3	0	6	1	7	2	7	2	8	5	0	4		
			3	6	0	3	0	0	3	6	0	0	0	0		
Command Bus Training Timing																
Static WCK period (CBT entry to WCK toggling start)	tCBTWCKPRE_static	Min	Max(20ns, 2nCK)												ns	
Set-up margin between DQ7 and WCK	tWCK2DQ7H	Min	Max(5ns, 12nWCK)												ns	
Hold margin between DQ7 and WCK	tDQ7HWCK	Min	Max(5ns, 12nWCK)												ns	
Clock and Command Valid after DQ7 High	tDQ7HCK	Min	Max(5ns, 3nCK)												ns	
ODT CA change latency after DQ7 High	tDQ7FSP	Max	20												ns	
DQ7 High to valid DQ[6:0] input for VREFCA setting	tDQ72DQ	Min	250												ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = Max(7ns, 3nCK))												ns	
Valid Clock Requirement after CS High	tCKPSTCS	Min	Max(7.5ns, 3nCK)												ns	
VREF Step Time – Long	tVREFCA_long	Max	250 + 0.5tCK												ns	1
VREF Step Time – Short	tVREFCA_short	Max	200 + 0.5tCK												ns	2
Data Setup for Vref Training Mode	tDStrain	Min	Max(5ns, 12nWCK)												ns	
Data Hold for Vref Training Mode	tDHtrain	Min	Max(5ns, 12nWCK)												ns	
Asynchronous Data Read	tADR	Max	20												ns	
CBT Command input to DMI Low	tCA2DMIL	Min	30												ns	
DQ<7> Low to DQ driver off	tMRZ	Min	1.5												ns	
DMI Low to Valid DQ input for VREFCA setting	tCBTRTW	Min	Max(20ns, 12nWCK)												ns	
CA Bus Training Command to CA Bus Training Command delay	tCACD	Min	RU(tADR/tCK)												tCK	
Valid Clock Requirement before DQ7 Low	tDQ7LCK	Min	Max(5ns, 3nCK)												ns	
DQ7 Low to static WCK	tDQ7LWCK	Min	Max(5ns, 12nWCK)												ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT	Min	Max(5nCK, 250ns)												ns	
Stable time for WCK ODT	tCBTWCKODTFIX	Max	20												ns	
Turned off time for DQ ODT	tCBTODTOFF	Max	20												ns	
Turn off time for NT-ODT	tCBTNTODTOFF	Max	20												ns	
NOTE 1 VREFCA_Long is for at least 2 step-size increment/decrement change including up to VREFmin to VREFmax or VREFmax to VREFmin change in VREF voltage.																
NOTE 2 VREFCA_short is for a single step-size increment/decrement change in VREF voltage.																



#### 4.2.2.5 Command Bus Training Mode2 (FSP with DVFSQ Enable)

CBT for DVFSQ enabled operation, follow below steps.

This section will apply to SDRAM which supports DVFSQ function.


The red text is DVFSQ disabled mode, The blue text is DVFSQ enabled mode.

- 1) Set MR16 OP[1:0] to enable writing to Frequency Set Point “Y” (FSP-WR[y]).
- 2) Write FSP-WR[y] registers for all channels to set up DVFSQ enabled operating parameters.
- 3) Disable SoC ODT and set MRW MR17 OP[2:0]=000<sub>B</sub>.
- 4) In case of Background ZQ calibration mode, issue MRW MR28 to set ZQ\_STOP(MR28 OP[1]=1<sub>B</sub>) and Wait tZQSTOP.
- 5) Set to VRCG VREF High Current Mode: MR16 OP[6]=1<sub>B</sub> and wait tVRCG Enable
- 6) Set MR16 OP[5:4] to select CBT mode (CBT[y]) by MRW-1 and MRW-2 commands: Entering CBT mode.
- 7) Drive DQ[7] HIGH, and then ramp VDDQ down to 0.3V nominal. (Do not TRAIN HERE!) For VDDQ slew rate, VDQSR1, refer to “DVFSQ mode” spec.
- 8) VREFCA update timing, tVREF\_CA\_long is required after the VDDQ ramp up is completed.
- 9) Perform Command Bus Training (VREF(CA), CS and CA).
- 10) Before the CBT exit, ramp VDDQ up to 0.5V nominal. For VDDQ slew rate, VDQSR1, refer to “DVFSQ mode” spec. Change CK frequency to the FSP[x] frequency operating point prior to driving DQ[7] Low
- 11) Exit training by driving DQ[7] LOW, When DQ[7] is driven LOW and SDRAM samples the LOW level of DQ[7] by WCK, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 12) Wait tXCBT
- 13) Issue MRW-1 and MRW-2 commands to exit Command Bus Training mode, and to set VRCG VREF High Current mode is disabled as needed. Issue ZQ\_Stop (set MR28 OP[1]=0<sub>B</sub>) for starting Background ZQ Calibration.
- 14) Wait tZQCALx and issue ZQCal Latch commands.
- 15) Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 16) Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, and change CK frequency and VDDQ level to the FSP-OP[y] operation point. At this point the Command Bus is trained and other training or normal operation can be executed.

NOTE 10 CBT Phase:  $\text{MR16 OP}[7] = \dot{0}_B$

**Figure 38 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (Background ZQ Calibration)**


#### 4.2.2.5 Command Bus Training Mode2 (FSP with DVFSQ Enable) (cont'd)



- NOTE 1 After tDQ7HCK, clock (CK) can be stopped or frequency changed any time.
- NOTE 2 The input clock condition should be satisfied tCKPRECS.
- NOTE 3 Continue to drive CK and hold CS pins low until tDQ7HCK after DQ[7] goes HIGH.
- NOTE 4 The value of the DQ[6:0] signal level is sampled by the DMI[0] rising edge. The DRAM updates its VREFCA setting of MR12 temporary, after time tVREFCA\_long.
- NOTE 5 tVREFCA\_long may be reduced to tVREFCA\_short.
- NOTE 6 After DQ[7] is driven HIGH and the SDRAM samples the HIGH level of DQ[7] by WCK toggle in Command Bus Training mode, the SDRAM will switch its FSP-OP registers to use the alternate(i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when DQ[7] is driven HIGH and sampled HIGH level by WCK toggle. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values.
- NOTE 7 CA ODT, WCK ODT and DQ ODT/NT-ODT are turned off during CBT with DVFSQ operation.
- NOTE 8 During tDQ72DQ, WCK can be stop and changed frequency after FSP change.
- NOTE 9 The same FSP and clock frequency may be used before and after Command Bus Training entry.
- NOTE 10 CBT Phase: MR16 OP[7] = 0b

**Figure 39 — Entering Command Bus Training Mode and CA Training Pattern Input with VREF(CA) Value Update (Command-based ZQ Calibration)**


#### 4.2.2.5 Command Bus Training Mode2 (FSP with DVFSQ Enable) (cont'd)



- NOTE 1 CK is required to satisfy tDQ7LCK before DQ[7] is driven low.
- NOTE 2 DQ[7], DMI[0] and WCK signal are required to be valid level until tMRD which is caused by MRW command to exit this mode is satisfied.
- NOTE 3 After DQ[7] is driven low and the SDRAM samples the LOW level of DQ[7] by WCK toggle, the SDRAM ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP).  
Example: If the SDRAM was using FSP-OP[x], FSP-OP[y] or FSP-OP[z] for training, then it will switch to FSP-OP[x] after DQ[7] is driven LOW and sampled LOW level by WCK toggle.
- NOTE 4 Training values are not retained by the SDRAM and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREFCA will return to the value programmed in the original set point.
- NOTE 5 WCK doesn't need to synchronize with clock signal during CBT mode.

**Figure 40 — Exiting Command Bus Training Mode (Background ZQ Calibration)**

#### 4.2.2.5 Command Bus Training Mode2 (FSP with DVFSQ Enable) (cont'd)



NOTE 1 CK is required to satisfy tDQ7LCK before DQ[7] is driven low.

NOTE 2 DQ[7], DMI[0] and WCK signal are required to be valid level until tMRD which is caused by MRW command to exit this mode is satisfied.

NOTE 3 After DQ[7] is driven low and the SDRAM samples the LOW level of DQ[7] by WCK toggle, the SDRAM ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP).

Example: If the SDRAM was using FSP-OP[x], FSP-OP[y] or FSP-OP[z] for training, then it will switch to FSP-OP[x] after DQ[7] is driven LOW and sampled LOW level by WCK toggle.

NOTE 4 Training values are not retained by the SDRAM and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREFCA will return to the value programmed in the original set point.

NOTE 5 WCK doesn't need to synchronize with clock signal during CBT mode.

### Figure 41 — Exiting Command Bus Training Mode (Command-based ZQ Calibration)

### 4.2.3 CA VREF Training

TBD

#### 4.2.4 DQ VREF Training

TBD

## 4.2.5 WCK2CK Leveling

### 4.2.5.1 WCK2CK Leveling Mode (Write-Leveling Called in LPDDR4)

To adjust CK-to-WCK relationship and guarantee WCK2CK-Sync. operation, the LPDDR5 SDRAM provides a WCK2CK Leveling feature to compensate CK-to-WCK timing skew affecting WCK2CKSync. operation. The SDRAM compares the phase of the rising edge of WCK and the rising edge of CK, then asynchronously feeds back to the memory controller for the WCK2CK phase detection result. After finishing WCK2CK Leveling,  $t_{WCK2CK}$  which means CK-to-WCK relationship is determined and WCK2CK-Sync. operation will be performed with the optimized margin.

The memory controller references WCK2CK-Sync feedback to adjust CK-to-WCK relationship for each WCK<sub>t</sub>/WCK<sub>c</sub> signal pair. All data bits (DQ[7:0] for WCK<sub>t</sub>[0]/WCK<sub>c</sub>[0], and DQ[15:8] for WCK<sub>t</sub>[1]/WCK<sub>c</sub>[1]) carry the training feedback to the controller.

CKR mode is required to be set 2:1 prior to entering WCK2CK leveling.

The DRAM may be in any bank mode during WCK2CK Leveling Mode regardless of the CK frequency. For LP5x this would be either 16 bank or Bank Group mode.


The CK frequency may be at any frequency supported by the DRAM. For example, the CK frequency may be 1066MHz for an 8533 data rate device. The WCK frequency is limited to 2 times the CK rate when in WCK2CK Leveling Mode, as 2:1 CKR mode is required.

The LPDDR5 SDRAM enters into WCK2CK Leveling mode when mode register MR18-OP[6] is set HIGH. When WCK2CK Leveling mode is entered, the state of the DQ pins is undefined. During WCK2CK Leveling mode, only DESELECT commands are allowed, or MRW command to exit the WCK2CK Leveling operation. Upon completion of the WCK2CK Leveling, the SDRAM exits from WCK2CK Leveling mode when MR18-OP[6] is reset LOW.

WCK2CK Leveling should be performed before write training.

WCK2CK Leveling examples are shown in Figure 42 and Figure 43, and the specific descriptions for the figures will be provided in the following section.

#### 4.2.5.2 WCK2CK Leveling Procedure and Related AC Parameters




NOTE 1 WCK must be driven tWLWCKON earlier than WCK2CK leveling entry.

NOTE 2 WCK must toggle exactly 7.5 cycles ( $tWCKTGGL = 7.5tWCK$ ).

NOTE 3 WCK2CK phase detection result on DQ bus is low because WCK phase is earlier than CK phase.

NOTE 4 In this example the NT ODT is enabled.

Figure 42 — WCK2CK Leveling entry and Leveling Result Output



NOTE 1 DQ output transit from low to high when WCK phase starts to be later than CK phase.

NOTE 2 Controller is allowed to change WCK phase only when it is driving WCK\_t=L/WCK\_c=H.

NOTE 3 WCK must toggle exactly 7.5 cycles ( $tWCKTGGL = 7.5tWCK$ ).

NOTE 4 In this example the NT ODT is enabled.

Figure 43 — Consecutive WCK2CK Leveling and WCK2CK Leveling Exit

#### 4.2.5.2 WCK2CK Leveling Procedure and Related AC Parameters (cont'd)

##### Specific descriptions for Figure 42 and Figure 43.

1. Start to drive WCK\_t LOW and WCK\_c High.
2. Enter into WCK2CK Leveling mode by setting MR18-OP[6]=1<sub>B</sub>. In WCK2CK leveling mode, the WCK to CK frequency ratio must be 2:1, because the frequency of WCK preamble is 2 times of CK regardless of WCK2CK mode (4:1 or 2:1). NT-ODT will be disabled even though NT-ODT is enabled by MR11 OP[3] and MR41 OP[7:5]: NT DQ ODT.
3. Wait for a time tWLMRD before providing the first WCK signal toggle input. The delay time tWLMRD(MAX) is controller dependent.
4. Toggle WCK signal 7.5 cycles for WCK2CK phase detection. SDRAM may or may not capture the first rising edge of WCK\_t due to an unstable first rising edge. Hence, providing exactly 7.5 cycles of WCK signal input is required in every WCK input signal during WCK2CK training mode. SDRAM provides asynchronous feedback of the last captured WCK2CK phase information during WCK toggles, on all the DQ bits after time tWLO. DQ output is low if WCK phase is earlier than CK phase and high if WCK phase is later than CK phase. The controller must sample the phase relation result on DQ after satisfying tWLO.
5. The feedback provided by the SDRAM is referenced by the controller to increment or decrement the WCK\_t and WCK\_c delay setting. The controller can adjust the WCK delay setting only when it drives WCK\_t LOW and WCK\_c HIGH to prevent any glitches in WCK signal. WCK search range from controller is defined as tWCK2CK\_leveling ac parameter. Refer to the tWCK2CK\_leveling value in Table 32.
6. Repeat steps 4 through step 5 until the proper WCK\_t/WCK\_c delay is established.
7. Exit from WCK2CK Leveling mode by setting MR18-OP[6]=0<sub>B</sub>. NT-ODT will come back to enable if NT-ODT is enabled by MR11 OP[3] and MR41 OP[7:5]: NT DQ ODT.



#### 4.2.5.2 WCK2CK Leveling Procedure and Related AC parameters (cont'd)

Table 32 — WCK2CK Leveling Timing Parameters

Parameter	Symbol	Min/ Max	Value	Units	Notes
WCK_t/WCK_c drive start to WCK2CK leveling mode entry	tWLWCKON	Min	2	tCK	
First WCK_t/WCK_c edge After WCK2CK leveling mode is programmed	tWLMRD	Min	Max(14ns,5tCK)	ns	
Write Leveling output delay	tWLO	Min	0	ns	
		Max	Max(2tCK,20ns)	ns	
WCK toggle interval	tWCK_INT	Min	Max(25ns, 2.5tWCK)	ns	
WCK off delay after write leveling mode exit	tWLWCKOFF	Min	Max(14ns,5tCK)	ns	
DQ off delay after write leveling mode exit	tWLDQOFF	Max	Max(14ns,5tCK)	ns	
WCK cycle per WCK2CK phase detection	tWCKTGGL	Min	7.5	tWCK	1
		Max	7.5	tWCK	1
WCK to CK phase offset	tWCK2CK	Min	Max(-0.5*tWCK,-TBDps)	ps	2
			Max(-0.25*tWCK,TBDps)		3
		Max	Min(0.5*tWCK,TBDps)	ps	2
			Min(0.25*tWCK,TBDps)		3
WCK2CK leveling phase search range	tWCK2CK_Leveling	Min	Max(-0.5*tWCK,-TBDps)	ps	4
		Max	Min(0.5*tWCK,TBDps)	ps	4
NOTE 1 7.5 WCK cycles are required per WCK2CK phase detection.					
NOTE 2 Applied when CKR is 4:1 mode(MR18 OP[7]=0).					
NOTE 3 Applied when CKR is 2:1 mode(MR18 OP[7]=1).					
NOTE 4 SDRAM will return correct tWCK2CK phase relation information in WCK2CK leveling mode within the range specified. However, the maximum WCK to CK phase shift allowed for SDRAM normal operation may be limited by tWCK2CK.					

#### 4.2.6 Duty Cycle Adjuster (DCA)

LPDDR5 SDRAM supports a mode-register-adjustable WCK DCA to allow the memory controller to adjust the DRAM internal WCK clock tree duty cycle to compensate for systemic duty cycle error. A separate DCA is provided for each byte, (DCAL for the Lower Byte adjustment and DCAU for the Upper Byte adjustment.). WCK DCA is allowed only in WCK High Frequency mode (MR18 OP[3]=1<sub>B</sub>). WCK DCA is not guaranteed under WCK Low Frequency mode (MR18 OP[3]=0<sub>B</sub>) and DCA code, MR30 OP[7:0], should be set to 0000 0000<sub>B</sub> in WCK Low Frequency mode.

The WCK DCA is located before the WCK divider or equivalent place. The WCK DCA will affect WCK duty cycle during the following operations:

- Read
- Read32
- Write
- Write32
- Masked Write
- Mode Register Read
- Read FIFO
- Write FIFO
- Read DQ Calibration
- Duty Cycle Monitor

The controller can adjust the duty cycle through the MR30 OP[3:0] for DCAL and MR30 OP[7:4] for DCAU setting and can determine the optimal Mode Register setting for DCA in multiple different ways.


This function adjusts the SDRAM internal WCK duty cycle (Static).

#### 4.2.6.1 Duty Cycle Adjuster Range

The step range between the step 0 to 7(-7) is as follow. The difference of actual value between step N and step N+1 is defined to be within a spec range, since the variation of duty cycle by changing DCA code is not linear.

**Table 33 — Duty Cycle Adjuster Range**

Parameter	Min/Avg/Max	Value	Units	Note
Duty Cycle Adjuster Total Range	Min	15 ps	ps	1,2,4
	Max	35 ps		
	Min	10 ps		1,2,5
	Max	42 ps		
Duty Cycle Adjuster 1-step Range	Min	2 ps		1,3,4
	Max	5 ps		
	Min	1.5 ps		1,3,5
	Max	6 ps		
NOTE 1 These values are guaranteed by design.				
NOTE 2 Total range means the range from step 0 to step +7(-7).				
NOTE 3 1-step range includes non-linearity of each step.				
NOTE 4 This value applies when Enhanced DVFSC mode is disabled: MR19 OP[1:0]=00 <sub>B</sub> or 01 <sub>B</sub> .				
NOTE 5 This value applies when Enhanced DVFSC mode is enabled: MR19 OP[1:0]=10 <sub>B</sub> .				




**Figure 44 — Duty Cycle Adjuster Range**

#### 4.2.6.2 Relationship between WCK Waveform and DCA Code Change

The basic operation of the DAC code change is as follows.

After DCA code change, it is recommended to re-execute WCK2CK levelling.



NOTE 1 Refer to 15.2 for the definition of  $t_{WCKH(avg)}$  and  $t_{WCK(avg)}$

**Figure 45 — Relationship between WCK Waveform and DCA Code Change (Example)**

#### 4.2.6.3 The relationship between DCA Code Change and DQ Output/RDQS Timing

The WCK DCA code change effect to DQ Output and RDQS are as follows. The rising edge of WCK\_t affects to the rising edge of RDQS\_t and the even data output. The falling edge of WCK\_t affects to the falling edge of RDQS\_t and the odd data output. The complimentary signal (WCK\_c and RDQS\_c) is the same as the true signal.

The relationship between the DCA code change and delay time variation (Delay\_R/F) only can define in a qualitative manner.




Figure 46 — Relationship between WCK Waveform and DQS\_t/c and DQ Output (Example)

#### 4.2.7 Read DCA (Duty Cycle Adjuster)

LPDDR5X SDRAM has read DCA function as optional feature. Read DCA is also a mode- register-adjustable DCA to allow the memory controller to adjust DRAM read data duty to compensate duty distortion dedicated to read DQ. A separate read DCA is provided for each byte, (RDCAL for the Lower Byte read adjustment and RDCAU for the Upper Byte read adjustment.).

Read DCA is located on adjusted WCK clock tree to provide dedicated read duty adjustment.

The read DCA will affect read data during following operations.

- Read

- Read32

- Mode Register Read

- Read FIFO

- Read DQ Calibration

The controller can adjust the read duty cycle through the MR69 OP[3:0] for RDCAL and MR69 OP[7:4] for RDCAU setting and can determine the optimal Mode Register setting for DCA in multiple different ways. Since Read DCA has influence from WCK DCA, read DCA training should be after WCK DCA training. DRAM read data duty is to be monitored by the controller. To get proper duty distortion adjustment, LPDDR5 SDRAM WCK adjustment and sync should be performed in proper way.

MR24 OP[3] indicate read DCA is supported or not. MR24 OP[3]: 0<sub>B</sub> = read DCA is not supported and MR24 OP[3]: 1<sub>B</sub> = read DCA is supported.

#### 4.2.7.1 Read Duty Cycle Adjuster Range

The step range between the step 0 to 7 (-7) is as follows. The difference of actual value between step N and step N+1 cannot be defined, since the variation of duty cycle by changing Read DCA code is not linear.

For detail Read DCA code and timing relation, please refer to “Duty Cycle Adjuster Range” section.

**Table 34 — Read DCA Range**

Parameter	Min/Avg./Max	Value	Unit	Notes
Read Duty Cycle Adjuster Total Range	Min	15 ps	ps	1,2,4,5
	Max	35 ps		
	Min	15 ps		1,2,4,6
	Max	70 ps		
	Min	10 ps		1,2,4,7
	Max	70 ps		
Read Duty Cycle Adjuster 1-step Range	Min	2 ps		1,3,4,5
	Max	5 ps		
	Min	2 ps		1,3,4,6
	Max	10 ps		
	Min	1.5 ps		1,3,4,7
	Max	10 ps		
NOTE 1 These values are guaranteed by design.				
NOTE 2. Total range means the range from step 0 to step +7(-7).				
NOTE 3. 1-step range includes non-linearity of each step.				
NOTE 4. Legacy LPDDR5X device may not support Read DCA Range defined in this table. Refer to vendor's data sheet for actual values for Read DCA.				
NOTE 5 This value applies when DVFSC and Enhanced DVFSC mode is disabled: MR19 OP[1:0]=00 <sub>B</sub> .				
NOTE 6 This value applies when DVFSC mode is enabled: MR19 OP[1:0]=01 <sub>B</sub> .				
NOTE 7 This value applies when Enhanced DVFSC mode is enabled: MR19 OP[1:0]=10 <sub>B</sub> .				

#### 4.2.7.2 Relationship between Read DCA Code Change and DQ Output/RDQS Timing

The Read DCA code change effect to DQ Output and RDQS are as follows. The rising edge of WCK<sub>t</sub> affects to the rising edge of RDQS<sub>t</sub> and the even data output. The falling edge of WCK<sub>t</sub> affects to the falling edge of RDQS<sub>t</sub> and the odd data output. The complimentary signal (WCK<sub>c</sub> and RDQS<sub>c</sub>) is the same as the true signal.

The relationship between the Read DCA code change and delay time variation (Delay<sub>R/F</sub>) only can define in a qualitative manner.

For reference information please refer to Figure 46 — Relationship between WCK Waveform and DQS<sub>t/c</sub> and DQ Output (Example).

## 4.2.8 Duty Cycle Monitor (DCM)

### 4.2.8.1 DCM Functional Description

LPDDR5 SDRAM devices feature a duty cycle monitor (DCM) to allow the memory controller to monitor WCK duty cycle distortion in the SDRAM internal WCK clock tree. Both lower and upper bytes perform the DCM function simultaneously when DCM is enabled. Two separate duty cycle results are provided for each byte: DCML0 and DCML1 for the Lower Byte and DCMU0 and DCMU1 for the Upper Byte.

DCM operation is initiated by writing MR26 OP[0] = 1<sub>B</sub>. Setting MR26 OP[0] = 0<sub>B</sub> terminates DCM operation. Prior to initiating DCM operation, WCK2CK SYNC - Fast Sync operation shall be performed in accordance with section xx.xx “LPDDR5 WCK2CK Sync Operation”. Continuous toggling WCK input is required while DCM operation is enabled until TBD after DCM operation is halted by writing MR26 OP[0] = 0<sub>B</sub>.

DCM results may be inaccurate if DCM circuit hysteresis is present. To increase the accuracy of this function, the DCM supports flipping the input by setting MR26 OP[1] to the opposite state and then repeating the measurement.

MRW[DCM Flip] and MRW[DCM Stop] will capture the DCM results. The DCM result is determined by the state of DCM Flip bit (MR26 OP[1]).

- DCM Flip = 0: DCML0 and DCMU0 will be used
- DCM Flip = 1: DCML1 and DCMU1 will be used

The DCM circuit monitors both read/write WCK clock path. DCM requires higher than 1600 MHz WCK.



#### 4.2.8.2 DCM Sequence

DCM training is expected to be done after CBT and WCK2CK Leveling to ensure that MRW and MRR operation can be reliably performed. Below is a DCM sequence that examines the duty cycle of the WCK path:

1. Update the FSP settings.
2. Issue a CAS command with WS\_FS=1 to toggle WCK at full-rate before DCM starts.
3. Issue MRW-1 and MRW-2 to start DCM.
4. Wait tDCMM for the DCM to complete duty cycle measurement.
5. Issue MRW-1 and MRW-2 to switch MR26 OP[1] to flip the inputs of DCM.
  - 5.1. Transitioning the flip bit from a logic low to a logic high will automatically:
    - 5.1.1. Capture the current DCM results
    - 5.1.2. Store the DCM results in MR26 OP[2]/MR26 OP[4]
    - 5.1.3. Reset and restart the DCM
  - 5.2. Transitioning the flip bit from a logic high to a logic low will automatically:
    - 5.2.1. Capture the current DCM results
    - 5.2.2. Store the DCM results in MR26 OP[3]/MR26 OP[5]
    - 5.2.3. Reset and restart the DCM
6. Wait tDCMM for the DCM to complete duty cycle measurement with the flipped inputs
7. Exit DCM by issuing MRW-1 and MRW-2 to the LPDDR5 SDRAM device.
  - 7.1. This automatically captures and stores the current DCM results in MR26 OP[2]/MR26 OP[4] when MR26 OP[1] is a logic low.
  - 7.2. This automatically captures and stores the current DCM results in MR26 OP[3]/MR26 OP[5] when MR26 OP[1] is a logic high.
8. After changing DCA to the default setting (0 step), MR26 OP[5:2] can be read out by issuing an MRR after Tf0 using normal MRR timing.

Additionally, Read, RDC, MRR and RFF commands are prohibited during MR26 OP[0]=1<sub>B</sub>, and tMRD period after setting MR26 OP[0]=0<sub>B</sub> by MRW command. And it is recommended to place the SDRAM in the known good state before reading from MR26 to ensure reliable MRR operation.

The diagram illustrates the timing for the MRW-DCM flip-flop. It is divided into two main sections. The top section shows the initial setup from T0 to Tc1, including CAS, DES, and MRW-DCM start phases. The bottom section shows the operation from Tc0 to Tf0, including MRW-DCM start, flip, stop, and MRR phases. It details clock signals (CK\_t, CK\_c), command signals (CMD), function signals, write clock signals (WCK\_t, WCK\_c), and data bus (DQ).

Following table explains MR26 OP[1] and DQ relationship. MR26 OP[1] don't impact MR26 OP[5:2] output polarity.

Comp Output	DCA Code	-7	-6	-5	-4	-3	-2	-1	0	+1	+2	+3	+4	+5	+6	+7
	0 :< 50%	No Flip	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	1 :>= 50%	Flip	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Parameter	Symbol	Min/ Max	WCK Frequency (MHz)							Unit	Note
			1600	1867	2134	2400	2750	3000	3200		
Duty Cycle Monitor Measurement time	tDCMM	MIN	2							μs	

## 4.2.9 READ DQ Calibration

The LPDDR5 SDRAM devices feature a READ DQ Calibration training function that outputs a 16-bit user-defined pattern on the DQ pins. READ DQ Calibration is initiated by issuing a READ DQ CALIBRATION (RDC) command, which causes the LPDDR5 SDRAM to drive the contents of MR33 followed by the contents of MR34 on each of DQ[15:0] and DMI[1:0]. The pattern can be either inverted or low-fixed on selected DQ pins according to user-defined invert masks or output data fix0 written to MR31 and MR32. The selection of either inverted or low-fixed is decided based on MR20.

### 4.2.9.1 READ DQ Calibration Training Procedure

The procedure for executing READ DQ Calibration is:

- Issue MRW commands to write MR33 (first eight bits), MR34 (second eight bits), MR20 (selection of either inverted or output fix0), MR31/32 (eight-bit invert mask or output data fix0 for byte0/1).
  - Optionally this step could be skipped to use the default patterns.
    - MR31 default = 55<sub>H</sub>
    - MR32 default = 55<sub>H</sub>
    - MR33 default = 5A<sub>H</sub>
    - MR34 default = 3C<sub>H</sub>
- RD DQ Calibration is initiated by issuing Read DQ Calibration (RDC) command while in a WCK2CK SYNC state.
  - Each time an RDC command is received by the LPDDR5 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR33 followed by the eight bits programmed in MR34 on all I/O pins. CAS command (WS\_RD = 1) is not required as long as WCK2CK-sync state is kept.
  - When MR20 OP[7] = 0<sub>B</sub>, the data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
  - When MR20 OP[7] = 1<sub>B</sub>, the data pattern will be low-fixed for IO pins with a '1' programmed in the corresponding output data fix0 mode register bit (see 4.2.9.1 READ DQ Calibration Training Procedure (cont'd)
  - Table 37 and Table 38). The DMI pattern will be low-fixed when MR20 OP[6] = 1<sub>B</sub>.
  - Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the SDRAM mode register.
  - The RDC command can be issued every 2nCK @ CKR=1:4/ 4nCK @ CKR=1:2 seamlessly, and tRTRRD delay is required between Array Read command and the RDC command as well the delay required between the RDC command and an array read.
  - The operands received with the CAS command must be driven LOW except WS\_RD.
  - The function set by previous CAS operands is ignored. (DC0~3 and B3 are ignored.)
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF without Power Down.
- In case of byte mode, MR31 is valid only for lower byte selected device, and MR32 is valid only for upper byte selected device.

#### 4.2.9.1 READ DQ Calibration Training Procedure (cont'd)


**Table 37 — Invert Mask or Output Data fix0 Assignments in X16 Mode**

DQ Pin	Pattern selects MR20 OP[7]	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
MR31	0	DQ0 invert	DQ1 invert	DQ2 invert	DQ3 invert	DQ4 invert	DQ5 invert	DQ6 invert	DQ7 invert
	1	DQ0 Fix0	DQ1 Fix0	DQ2 Fix0	DQ3 Fix0	DQ4 Fix0	DQ5 Fix0	DQ6 Fix0	DQ7 Fix0
MR32	0	DQ8 invert	DQ9 invert	DQ10 invert	DQ11 invert	DQ12 invert	DQ13 invert	DQ14 invert	DQ15 invert
	1	DQ8 Fix0	DQ9 Fix0	DQ10 Fix0	DQ11 Fix0	DQ12 Fix0	DQ13 Fix0	DQ14 Fix0	DQ15 Fix0

**Table 38 — Invert Mask or Output Data fix0 Assignments in X8 Mode**

DQ Pin	Pattern select MR20 OP[7]	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7
MR31	0	DQ0 invert	DQ1 invert	DQ2 invert	DQ3 invert	DQ4 invert	DQ5 invert	DQ6 invert	DQ7 invert
	1	DQ0 Fix0	DQ1 Fix0	DQ2 Fix0	DQ3 Fix0	DQ4 Fix0	DQ5 Fix0	DQ6 Fix0	DQ7 Fix0


#### 4.2.9.1 READ DQ Calibration Training Procedure (cont'd)



- NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.
- NOTE 2 WCK Always on mode.
- NOTE 3 Read to Read DQ Calibration operation is shown as an example of command to command timing. Timing from Read to Read DQ Calibration is  $t_{RTRRD}$ .
- NOTE 4 Read DQ Calibration uses the same command to data timing relationship as Read command.
- NOTE 5 If WCK2CK Sync off sate, issuing CAS(WS\_RD) or CAS(WS\_FS) command is required prior to issuing Read DQ Calibration command. It means that WCK2CK Sync operation must be executed before issuing Read DQ Calibration command.  
Read DQ Calibration uses the same timing relationship with the WCK2CK Sync operation as READ command.
- NOTE 6 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 48 — Read to Read DQ Calibration Timing: BG Mode, CKR=4:1, BL=16,  $t_{RPST}=2.5nWCK$**

#### 4.2.9.1 READ DQ Calibration Training Procedure (cont'd)



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 WCK Always on mode.

NOTE 3 Read DQ Calibration to Read DQ Calibration operation is shown as an example of command to command timing. Seamless Read DQ Calibration commands may be executed by repeating the command every period defined Training-Related Timing Constraints table.

NOTE 4 Read DQ Calibration uses the same command to data timing relationship as Read command.

NOTE 5 If WCK2CK Sync off state, issuing CAS(WS\_RD) or CAS(WS\_FS) command is required prior to issuing Read DQ Calibration command. It means that WCK2CK Sync operation must be executed before issuing Read DQ Calibration command. Read DQ Calibration uses the same timing relationship with the WCK2CK Sync operation as READ command.

NOTE 6 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 49 — Read DQ Calibration to Read DQ Calibration Timing: BG Mode,  
CKR=4:1, BL=16, tRPST=2.5nWCK**

#### 4.2.9.2 READ DQ Calibration Example

An example of READ DQ Calibration Training output is shown in Table 39 and Table 40. This shows the 16-bit data pattern that will be driven on each DQ when one READ DQ CALIBRATION command is executed. This output assumes the following mode register values are used.

- MR31 default = 55<sub>H</sub>
- MR32 default = 55<sub>H</sub>
- MR33 default = 1C<sub>H</sub>
- MR34 default = 59<sub>H</sub>

**Table 39 — Read DQ Calibration Bit Ordering, Inversion, Output Data fix0 Example for DQ**

PIN	MR20 OP[7]	DQ Invert	DQ output Data fix0	Bit Sequence															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQx	0	Yes	-	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
		No	-	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
	1	-	Yes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		-	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

**Table 40 — Read DQ Calibration Bit Ordering, Inversion, Output Data fix0 Example for DMI<sup>1,2,3</sup>**

PIN	MR20 OP[6]	DMI output Data fix0	Bit Sequence →															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMI	0	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
	1	Yes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


NOTE 1 The patterns contained in MR33 and MR34 are transmitted on DQ[15:0] and DMI[1:0] when READ DQ Calibration is initiated by a READ DQ CALIBRATION command. The pattern transmitted serially on each data lane, organized that the low-order bit in a byte is transmitted first. If the data pattern is 27<sub>H</sub>, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111(→).

NOTE 2 MR31 and MR32 may be used to invert the MR33/ MR34 data pattern on the DQ pins. See MR31 (Table 129) and MR32 (Table 132) for more information. There is no inversion function for DMI[1:0] pin data streams.

NOTE 3 No Data Bus Inversion (DBI) function is enacted during READ DQ CALIBRATION, even if DBI is enabled.

#### 4.2.9.3 READ DQ Calibration after Power Down Exit

Following the power down state, an additional time,  $t_{MRRI}$ , is required prior to issuing the READ DQ CALIBRATION command. This additional time is required in order to be able to maximize power down current savings by allowing more power-up time for the Read DQ data in MR33 and MR34 data path after exit from standby, power down mode.



NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.

**Figure 50 — READ DQ CALIBRATION following Power Down State**



#### 4.2.9.4 DMI Behavior Control for RDC

LPDDR5 SDRAM supports DMI output behavior control at Read DQ Calibration Command as an optional function. MR0 OP[4] indicates whether DMI output behavior control is supported or not. If MR0 OP[4]=1<sub>B</sub>, DMI input/output behavior control mode can be selected MR13 OP[4].

- MR0 OP[4]=0<sub>B</sub>  
Only mode 1 is supported.
- MR0 OP[4]=1<sub>B</sub>  
Mode 1 and Mode 2 can be selectable.

The outline of Mode 1 and Mode 2.

- Mode1: MR13 OP[4]=0<sub>B</sub>  
DMI Output behavior follows MR setting Read DBI, Read Link ECC and Read Data Copy.
- Mode 2: MR13 OP[4]=1<sub>B</sub>  
DMI outputs a valid data, if Read FIFO Command and Read DQ Calibration Command is issued when Data Mask and/or Write DBI are enabled even though Read DBI, Read Link ECC, and Read Data Copy are disabled.

##### 4.2.9.4.1 DMI Output Behavior Mode 1

Table 41 — DMI Output Behavior and Read Latencies for Read DQ Cal. Command

Function			DMI Output Behavior	Read Latencies		Note
Read DBI MR3 OP[6]	Read Link ECC MR22 OP[7:6]	Read Data Copy MR21 OP[5]		x16	x8	
Disable	Disable	Disable	Driver is turned off	Set 0	Set 1	1
Disable	Disable	Enable	RDC Data Output	Set 1	Set 2	1
Disable	Enable	Disable	RDC Data Output	Set 0	Set 1	2
Disable	Enable	Enable	Prohibited setting	N/A	N/A	
Enable	Disable	Disable	RDC Data Output	Set 1	Set 2	1
Enable	Disable	Enable	RDC Data Output	Set 1	Set 2	1
Enable	Enable	Disable	Prohibited setting	N/A	N/A	
Enable	Enable	Enable	Prohibited setting	N/A	N/A	

NOTE 1 For Read latency set, refer to the table where Read Link ECC function is disabled.  
NOTE 2 For Read latency set, refer to the table where Read Link ECC function is enabled.

##### 4.2.9.4.2 DMI Output Behavior Mode 2

Table 42 — Relationship between MR Setting and DMI Behavior for RDC Command<sup>2</sup>

Function					DMI Output Behavior	Read Latency		Notes
Data Mask MR13 OP[5]	Write DBI MR3 OP[7]	Read DBI MR3 OP[6]	Read Link ECC MR22 OP[7:6]	Read Data Copy MR21 OP[5]	Read DQ Cal. Command	x16	x8	
Disable	Disable	Disable	Disable	Disable	Driver is turned off	Set 0	Set 1	1
Disable	Enable	Disable	Disable	Disable	RDC Data output	Set 0	Set 1	1
Enable	Disable	Disable	Disable	Disable	RDC Data output	Set 0	Set 1	1
Enable	Enable	Disable	Disable	Disable	RDC Data output	Set 0	Set 1	1

NOTE 1 For Read latency set, refer to the table where Read Link ECC function is disabled.  
NOTE 2 See DMI pin behavior table for the rest of MR combination.

#### **4.2.10 WCK-DQ Training**

The LPDDR5 SDRAM uses an un-matched WCK-DQ path to enable high speed performance and save power in the SDRAM. As a result, WCK is required to be trained to arrive at the DQ latch center-aligned with the Data eye. The SDRAM DQ receiver is located at the DQ pad and has a shorter internal delay in the SDRAM than does the WCK signal. The SDRAM DQ receiver will latch the data present on the DQ bus when WCK reaches the latch, and training is accomplished by delaying the DQ signals relative to WCK such that the Data eye arrives at the receiver latch centered on the WCK transition.

The LPDDR5 SDRAM provides a Command-based FIFO Write/Read training operation using user specific pattern. Basically, DMI will be treated the same as DQs. It means that the Write Data send to FIFO for DMI by WFF command and these data can be read-out from FIFO for DMI by RFF command. On the other hand, DMI behavior is not same as DQs in some cases. Refer to the details about the special DMI behavior which are to be described later in this section.

#### 4.2.10.1 Training Procedure

To perform Write Training, the controller is required to be issued the CAS command with WS\_WR=1 followed immediately by the Write FIFO command to write data into the FIFO. Timing for the CAS and the Write FIFO command are identical to the CAS and the Write command. Up to 8 consecutive Write FIFO commands with user defined patterns may be issued to the SDRAM to store up to 128 values (BL16 x 8) per pin that can be read back via the Read FIFO command.

The burst length of the Write FIFO and the Read FIFO command is limited to BL16 regardless Bank architecture: BG, 16B and 8B mode.

The Write/Read FIFO Pointer operation is described later in this section.

After writing data to the SDRAM with the Write FIFO command, the data can be read back with the Read FIFO command and results compared with “expect” data to see if further training is needed. To read back the data, the controller is required to issue a CAS command with WS\_RD=1 followed immediately by the Read FIFO command to read back data from FIFO. Timing for the CAS and the Read FIFO command are identical to the CAS and the Read command.

The Read FIFO operation is non-destructive to the data captured in the FIFO, so data may be read continuously until it is overwritten by the Write FIFO command. For example: If 8 Write FIFO commands are executed sequentially, then a series of Read FIFO commands will read valid data from FIFO[0], FIFO[1]...FIFO[7], and will then wrap back to FIFO[0] on the next Read FIFO. If fewer than 8 Write FIFO commands were executed, then unwritten registers will have undefined (but valid) data when read back. For instance, if fewer than 8 Write FIFO commands are executed sequentially (example=3), then a series of Read FIFO commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], however the next (8-3) Read FIFO commands will return undefined data for FIFO[3] through FIFO[7] before wrapping back to the valid data in FIFO[0].

During WCK-DQ Training, only the following commands are allowed to prevent an overwrite of the Write and Read FIFO and to simplify this training procedure.

CAS\_WR, CAS\_RD, CAS\_FS and CAS\_OFF

Read FIFO

Write FIFO

DES

NOP

Refresh (All bank and Per bank)

Mode Register Write for FSP-WR: MR16 OP[1:0], FSP-OP: MR16 OP[3:2], VRCG: MR16 OP[6],  
VREF(DQ[7:0]): MR14 OP[6:0] and VREF(DQ[15:8]): MR15 OP[6:0].

WCK-DQ Training can be started at Idle, Bank active, during refresh or Self Refresh of the SDRAM.

WCK-DQ Training can be ended when the FIFO pointer is the same value between Write and Read FIFO.

#### 4.2.10.1.1 WCK to DQ Training Requirement

About combination among Operating Data Rate, ODT/NT-ODT setting, DVFSQ, DVFSC and EDVFS state, need to train under all conditions system actual use the SDRAM. For instance, if System uses following seven conditions, need to train for WCK and DQ at all these seven conditions.

**Table 43 — System Operating Condition: Example**

Condition	Data Rate	ODT	NT-ODT	DVFSQ	DVFSC	EDVFS
1	1067 Mbps	Disable	Disable	Disable	Disable	Disable
2				Enable	Enable	Disable
3				Enable	Disable	Enable
4	3200 Mbps	Disable	Disable	Enable	N/A	Disable
5		Disable	Disable	Enable	N/A	Enable
6		Enable	Enable	Disable	N/A	Enable
7	8533 Mbps	Enable	Enable	Disable	N/A	N/A

#### 4.2.10.1.2 Relationship between MR Setting and FIFO Training Behavior

Write FIFO and the Read FIFO command can be issued regardless of following MR setting.

MR13 OP[5]: Data Mask

MR3 OP[7]: Write DBI

MR22 OP[5:4]: Write Link ECC

MR3 OP[6]: Read DBI

MR22 OP[7:6]: Read Link ECC

MR21 OP[5]: Read Data Copy

However, above-mentioned MR setting affects Read Latencies, and/or DMI pin behaviour. Refer to Table 44 for detail.

**Table 44 — Relationship between MR Setting and FIFO Behavior<sup>1</sup>**

Subject	x16 Device	x8 Device	Note
MR13 OP[5]: Data Mask	Function Disable	Function Disable	2
MR3 OP[7]: Write DBI	Function Disable	Function Disable	3
MR22 OP[5:4]: Write Link ECC	Function Disable	Function Disable	4
MR3 OP[6]: Read DBI	Function Disable	Function Disable	5
MR22 OP[7:6]: Read Link ECC	Function Disable	Function Disable	6
MR21 OP[5]: Read Data Copy	Function Disable	Function Disable	7
Read Latency	Follow MR setting	Follow MR setting	8
	Follow DVFSC setting	Follow DVFSC setting	
<p>NOTE 1 The states defined in the table also applies when WCK-RDQS_t/Parity Training: MR46 OP[2]=1<sub>B</sub>. Note 1 applies whole row of this table.</p> <p>NOTE 2 Input data from DMI does not affect the input data to DQs, if MR13 OP[5]=0<sub>B</sub>.</p> <p>NOTE 3 Input data from DMI does not affect the input data to DQs, if MR3 OP[7]=1<sub>B</sub>.</p> <p>NOTE 4 Input data from RDQS_t and errors on Write FIFO commands will be ignored, if MR22 OP[5:4]=01<sub>B</sub>.</p> <p>NOTE 5 The data written in the FIFO of DMI is output as it is regardless of MR3 OP[6] setting.</p> <p>NOTE 6 The data written in the FIFO of DMI is output as it is regardless of MR22 OP[7:6] setting.</p> <p>NOTE 7 The data written in the FIFO of DQs and DMI is output as it is regardless of MR21 OP[5] setting.</p> <p>NOTE 8 Read Latency is affected by the following MR setting.</p> <p>- MR3 OP[6]: Read DBI, MR21 OP[5]: Read Data Copy and MR22 OP[7:6]: Read Link ECC.</p>			

#### 4.2.10.1.2 Relationship between MR setting and FIFO training behavior (cont'd)

Table 45 — DMI, RDQS\_t/Parity Input Behavior for Write FIFO Command

Function				DMI Input Behavior	RDQS_t/ Parity Receiver	Note
Data Mask MR13 OP[5]	Write DBI MR3 OP[7]	Write Link ECC MR22 OP[5:4]	Write Data Copy MR21 OP[4]			
Disable	Disable	Disable	Disable	Not in use, don't care	Turn off	
Disable	Disable	Disable	Enable	Not in use, don't care	Turn off	1
Disable	Disable	Enable	Disable	Not in use, don't care	Turn on	2
Disable	Disable	Enable	Enable	Not in use, don't care	Turn on	1,2
Disable	Enable	Disable	Disable	FIFO Data Input	Turn off	
Disable	Enable	Disable	Enable	FIFO Data Input	Turn off	1
Disable	Enable	Enable	Disable	FIFO Data Input	Turn on	2
Disable	Enable	Enable	Enable	FIFO Data Input	Turn on	1,2
Enable	Disable	Disable	Disable	FIFO Data Input	Turn off	
Enable	Disable	Disable	Enable	FIFO Data Input	Turn off	1
Enable	Disable	Enable	Disable	FIFO Data Input	Turn on	2
Enable	Disable	Enable	Enable	FIFO Data Input	Turn on	1,2
Enable	Enable	Disable	Disable	FIFO Data Input	Turn off	
Enable	Enable	Disable	Enable	FIFO Data Input	Turn off	1
Enable	Enable	Enable	Disable	FIFO Data Input	Turn on	2
Enable	Enable	Enable	Enable	FIFO Data Input	Turn on	1,2
NOTE 1 CAS command with DC0, DC1, DC2 and/or DC3=1 is inhibited to FIFO Write command, even though Write Data Copy MR21 OP[4]=1 <sub>B</sub> .						
NOTE 2 Valid Data input to RDQS_t/Parity pin is recommended, if MR22 OP[5:4]=01 <sub>B</sub> and/or MR46 OP[2]=1 <sub>B</sub> .						

LPDDR5 SDRAM supports DMI output behavior control at Read FIFO command and Read DQ Calibration Command as optional function. MR0 OP[4] indicates whether DMI output behavior control is supported or not. If MR0 OP[4]=1<sub>B</sub>, DMI input/output behavior control mode can be selected MR13 OP[4].

MR0 OP[4]=0<sub>B</sub>

Only mode 1 is supported.

MR0 OP[4]=1<sub>B</sub>

Mode 1 and Mode 2 can be selectable.

The outline of Mode 1 and Mode 2.

Mode1: MR13 OP[4]=0<sub>B</sub>

DMI Output behavior follows MR setting Read DBI, Read Link ECC and Read Data Copy.

Mode 2: MR13 OP[4]=1<sub>B</sub>

DMI outputs a valid data, if Read FIFO Command and Read DQ Calibration Command is issued when Data Mask and/or Write DBI are enabled even though Read DBI, Read Link ECC and Read Data Copy are disabled.

#### 4.2.10.1.2.1 DMI Output Behavior Mode 1

**Table 46 — DMI Output Behavior and Read Latencies for Read FIFO Command<sup>3</sup>**

Function			DMI Output Behavior	Read Latencies		Note
Read DBI MR3 OP[6]	Read Link ECC MR22 OP[7:6]	Read Data Copy MR21 OP[5]		x16	x8	
Disable	Disable	Disable	Not in use, don't care	Set 0	Set 1	1
Disable	Disable	Enable	FIFO Data Output	Set 1	Set 2	1
Disable	Enable	Disable	FIFO Data Output	Set 0	Set 1	2
Disable	Enable	Enable	Prohibited setting	N/A	N/A	
Enable	Disable	Disable	FIFO Data Output	Set 1	Set 2	1
Enable	Disable	Enable	FIFO Data Output	Set 1	Set 2	1
Enable	Enable	Disable	Prohibited setting	N/A	N/A	
Enable	Enable	Enable	Prohibited setting	N/A	N/A	
NOTE 1 For Read latency set, refer to Table 225 and Table 226, where Read Link ECC function is disabled.						
NOTE 2 For Read latency set, refer to Table 228, where Read Link ECC function is enabled.						
NOTE 3 The output data from DMI by the FIFO Read command has no meaning if DMI behavior is "Not in use, don't care" in Table 45.						

#### 4.2.10.1.2.2 DMI Output Behavior Mode 2

**Table 47 — Relationship between MR Setting and DMI Behavior for RFF and RDC Command**

Function					DMI Output Behavior	Read Latency	
Data Mask MR13 OP[5]	Write DBI MR3 OP[7]	Read DBI MR3 OP[6]	Read Link ECC MR22 OP[7:6]	Read Data Copy MR21 OP[5]	Read FIFO Command	x16	x8
Disable	Disable	Disable	Disable	Disable	Not in use, don't care	Set 0	Set 1
Disable	Enable	Disable	Disable	Disable	FIFO Data Output	Set 0	Set 1
Enable	Disable	Disable	Disable	Disable	FIFO Data Output	Set 0	Set 1
Enable	Enable	Disable	Disable	Disable	FIFO Data Output	Set 0	Set 1

#### 4.2.10.2 WCK-RDQS\_t/Parity Training

When Link ECC is enabled, the RDQS\_t pin will have two different functions.

Hence, the RDQS\_t pin cannot be used as the data output pin during normal WCK-DQ Training procedure defined in 4.2.10.1.

To train the RDQS\_t pin, the Read and Write FIFO commands are used with MR46 OP[2] is set to “1”. With this bit set, a Write FIFO command will allow data to be written through the RDQS\_t pin. The data written via the RDQS\_t pin can then be read back via the DMI by a Read FIFO command. The following MR setting is needed prior to set 1<sub>B</sub> to MR46 OP[2]: WCK-RDQS\_t/Parity Training Enabled.

1. During Read operations, RDQS\_t will function as RDQS\_t.
2. During Write operations RDQS\_t will function as Parity.
  - Write Link ECC: MR22 OP[5:4]=01<sub>B</sub>
  - Read Link ECC: MR22 OP[7:6]=01<sub>B</sub>
  - CAS\_WR, CAS\_RD, CAS\_FS and CAS\_OFF
  - Read FIFO
  - Write FIFO
  - DES
  - NOP
  - Refresh (All bank and Per bank)
  - Mode Register Write for FSP-WR: MR16 OP[1:0], FSP-OP: MR16 OP[3:2], VRCG: MR16 OP[6] and MR46 OP[2].

Once MR46 OP[2] set 1<sub>B</sub>, allowable command is as follows.

And WCK-RDQS\_t/Parity Training: MR46 OP[2]=1<sub>B</sub> can only be used beyond 1600MHz of WCK frequency, as well as Link ECC function.

Exiting WCK-RDQS\_t/Parity Training mode, MR46 OP[2] must be set to “0”.

#### 4.2.10.3 FIFO Pointer Reset and Synchronism

The Read and Write FIFO pointers are reset under the following conditions:

Power-up initialization  
RESET\_n asserted  
Power-down entry  
Deep Sleep Mode entry  
Self-Refresh Power-Down entry


The Write FIFO command advances the Write-FIFO pointer, and the Read FIFO command advances the Read-FIFO pointer. To keep the pointers aligned, the SoC memory controller must adhere to the following restriction at the end of WCK-DQ Training period:

- $b = a + (n \times c)$

Where:

'a' is the number of Write FIFO commands  
'b' is the number of Read FIFO commands  
'c' is the FIFO depth (=8 for LPDDR5)  
'n' is a positive integer,  $\geq 0$

### 4.2.10.3 FIFO Pointer Reset and Synchronism (cont'd)



NOTE 1  $tWCK2CK$  is 0ps in this instance.

NOTE 2 The end of both WL and  $tWCKPRE\_Toggle\_WR$  are the same timing in this instance.

NOTE 3 The (8 +1) Write FIFO command will overwrite the FIFO data from the first command. If fewer than 8 Write FIFO commands are executed, then the remaining FIFO locations will contain undefined data.


NOTE 4 CAS command is needed before a Write FIFO command when a WCK synchronization will expire.

NOTE 5 In case where the input receiver of RDQS\_t/Parity and DMI are enabled by MR setting.

**Figure 51 — Consecutive Write FIFO Operation Timing for BG Mode: CKR (WCK vs. CK) = 4:1**



### 4.2.10.3 FIFO Pointer Reset and Synchronism (cont'd)



NOTE 1  $tWCK2CK$  is 0ps in this instance.

NOTE 2 The end of both RL and  $tWCKPRE\_Toggle\_RD$  are the same timing in this instance.


NOTE 3 Data may be continuously read from the FIFO without any data corruption. After 8 Read-FIFO commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing.

NOTE 4 CAS command is needed before a Read FIFO command when a WCK synchronization will expire.

NOTE 5 In case where the output driver of DMI is enabled by MR setting.

Figure 52 — Consecutive Read FIFO Operation Timing for BG Mode: CKR (WCK vs. CK) = 4:1

### 4.2.10.3 FIFO Pointer Reset and Synchronism (cont'd)



NOTE 1 WCK-RDQS\_t/Parity Training is enabled: MR46 OP[2] = 1<sub>B</sub>

NOTE 2 tWCK2CK is 0ps in this instance.

NOTE 3 The end of both WL and tWCKPRE\_Toggle\_WR are the same timing in this instance.


NOTE 4 The (8 + 1) Write FIFO command will overwrite the FIFO data from the first command. If fewer than 8 Write-FIFO commands are executed, then the remaining FIFO locations will contain undefined data.

NOTE 5 CAS command is needed before a Write FIFO command when a WCK synchronization will expire.

NOTE 6 In case where the input receiver of RDQS\_t/Parity and DMI are enabled by MR setting.

**Figure 53 — Consecutive Write FIFO Operation Timing: WCK-RDQS\_t/Parity Training is Enabled for BG Mode: CKR (WCK vs. CK) = 4:1**

#### 4.2.10.3 FIFO Pointer Reset and Synchronism (cont'd)




- NOTE 1 WCK-RDQS\_t/Parity Training is enabled: MR46 OP[2] = 1<sub>B</sub>
- NOTE 2 DMI pin outputs the data which written to FIFO through the Parity pin by the Write FIFO command.
- NOTE 3 tWCK2CK is 0ps in this instance.
- NOTE 4 The end of both RL and tWCKPRE\_Toggle\_RD are the same timing in this instance.
- NOTE 5 Data may be continuously read from the FIFO without any data corruption. After 8 Read FIFO commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing.
- NOTE 6 CAS command is needed before a Read FIFO command when a WCK synchronization will expire.
- NOTE 7 In case where the output driver of DMI is enabled by MR setting.

**Figure 54 — Consecutive Read FIFO Operation Timing: WCK-RDQS\_t/Parity Training is Enabled for BG Mode: CKR (WCK vs. CK) = 4:1**

#### 4.2.10.4 Command Constraints for Write/Read FIFO Command

The command constraints between CAS (WS\_WR), CAS (WS\_RD), Write FIFO and Read FIFO are shown in Section 8.




NOTE 1  $tWCK2CK$  is 0ps in this instance.

NOTE 2 In case where the input receiver of RDQS\_t/Parity and DMI are enabled by MR setting.

NOTE 3  $\text{Max}(3nCK, WL+BL/n_{\text{max}}-RL + \text{Max}[RU(10ns/tCK), 4nCK])$  @ NT-ODT disabled (MR11 OP[3]=0<sub>B</sub>)  
 $\text{Max}(3nCK, WL+BL/n_{\text{max}}-RL+RU[tODToff(\text{max})/tCK] + \text{Max}[RU(10ns/tCK), 4nCK])$  @ NT-ODT enabled (MR11 OP[3]=1<sub>B</sub>)  
 See Table 362 - Training-Related Timing Constraints for more detail.

**Figure 55 — Write FIFO to Read FIFO Timing for BG Mode: CKR (WCK vs. CK) = 4:1**

#### 4.2.10.4 Command Constraints for Write/Read FIFO Command (cont'd)



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 In case where the output driver of DMI is enabled by MR setting.

NOTE 3 In case where the input receiver of RDQS\_t/Parity and DMI are enabled by MR setting.

Figure 56 — Read FIFO to Write FIFO Timing for BG mode: CKR (WCK vs. CK) = 4:1

#### 4.2.11 RDQS Toggle Mode

LPDDR5 SDRAM feature a RDQS toggle mode that outputs a continuous-toggle pattern on the RDQS pins. Before issuing MRW commands, a CAS-WS\_FS command is required. After “tWCKENL\_FS + tWCKPRE\_static”, a MRW [MR46 OP[1]=1<sub>B</sub>] has to be issued to enable the RDQS toggle mode. After “tERQE” passed after MRW-2 [RDQS toggle mode Enabled], LPDDR5 SDRAM will start driving RDQS\_t and RDQS\_c. The LPDDR5 device exits the RDQS toggle mode by issuing a MRW [MR46 OP[1]=0<sub>B</sub> RDQS toggle mode Disabled]. After “tERQX” has passed from MRW-2 [RDQS toggle mode Disabled], LPDDR5 SDRAM RDQS will transit to a Hi-impedance state. During tERQX period, WCK has to continue toggling. Refer to 4.2.12 for information on LPDDR5 enhanced RDQS training mode for tERQE, tERQX and ODT related timing. In tERQE and tERQX period, the DES command is only allowed.

RDQS\_t/c output behavior follows RDQS: MR20 OP[1:0] setting. Therefore, enabling RDQS toggle mode is meaningless if MR20 OP[1:0] is 00<sub>B</sub>: RDQS\_t and RDQS\_c disabled.

During the RDQS toggle mode, Power Down, SREF, Deep sleep, MRR, Write, Mask Write, Read, Write FIFO, Read FIFO, and RDC are not allowed, however NOP, DES, ACT-1, ACT-2, PREpb, PREab, REFpb, REFab, MRW-1, MRW-2, and MPC can be issued. It is not allowed to adjust WCK duty cycle during the RDQS toggle mode through MR30 OP[3:0] for DCAL and MR30 OP[7:4] for DCAU setting. Additionally, from RDQS toggle mode entry to exit, the internal data bus is working as the read function. Hence, the MR concerned with output control, ODT/NT-ODT and WCK settings, are not allowed to change: refer to Table 48 for specific MRs. RDQS toggle mode and Enhanced RDQS training mode are mutually exclusive and MR46 OP[0] and MR46 OP[1] are not allowed to change at the same MRW command.

## 4.2.11 RDQS Toggle Mode (cont'd)


Table 48 — MR# and Operand which are Prohibited to Change during RDQS Toggle Mode

Function	MR# and Operand	Notes
RL and nRBTP	MR2 OP[3:0]	
PDDS	MR3 OP[2:0]	
DBI-RD	MR3 OP[6]	
Write DBI	MR3 OP[7]	
RPST Mode	MR10 OP[0]	
WCK PST	MR10 OP[3:2]	
RDQS PRE	MR10 OP[5:4]	
RDQS PST	MR10 OP[7:6]	
NT ODT	MR11 OP[3]	
VRO	MR13 OP[2]	
DMI I/O Control	MR13 OP[4]	
Data Mask	MR13 OP[5]	
FSP-OP	MR16 OP[3:2]	
CBT	MR16 OP[5:4]	
SoC ODT	MR17 OP[2:0]	
WCK ODT	MR18 OP[2:0]	
WCK FM	MR18 OP[3]	
WCK ON	MR18 OP[4]	
WCK2CK Leveling	MR18 OP[6]	
CKR	MR18 OP[7]	
DVFSQ	MR19 OP[3:2]	
RDQS	MR20 OP[1:0]	
WCK Mode	MR20 OP[3:2]	
RDCFE	MR21 OP[5]	
WECC	MR22 OP[5:4]	
RECC	MR22 OP[7:6]	
DCM_Start/Stop	MR26 OP[0]	
Flip inputs to cancel offset (DCM_Flip)	MR26 OP[1]	
Read/Write-based WCK-RDQS_t Training	MR26 OP[7]	1
ZQ Reset	MR28 OP[0]	
ZQ Stop	MR28 OP[1]	
ZQ Interval	MR28 OP[3:2]	
ZQ Mode	MR28 OP[5]	
PPRE	MR41 OP[4]	
NT DQ ODT	MR41 OP[7:5]	
Enhanced RDQS	MR46 OP[0]	
FIFO RDQS Training	MR46 OP[2]	2
Dual VDD2	MR13 OP[7]	
DVFSC (VDD2 Dynamic Voltage and Frequency Scaling Core)	MR19 OP[1:0]	

NOTE 1 RDQS toggle mode and Read/Write-based WCK-RDQS\_t Training cannot be enabled at the same time.

NOTE 2 RDQS toggle mode and FIFO RDQS Training cannot be enabled at the same time.


#### 4.2.11 RDQS Toggle Mode (cont'd)



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 2 "NT ODT" illustrates the On/Off status of NT-ODT for RDQS\_t/c, DQ, and/or DMI in case of NT-ODT enabled.

**Figure 57 — RDQS Toggle Mode Entry Timing Example**



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 2 "NT ODT" illustrates the On/Off status of NT-ODT for RDQS\_t/c, DQ, and/or DMI in case of NT-ODT enabled.

**Figure 58 — RDQS Toggle Mode Exit Timing Example**



#### 4.2.12 Enhanced RDQS Training Mode

LPDDR5 will enter Enhanced RDQS training mode by setting MR46 OP[0] Enhanced RDQS training mode enable. Before issuing MRW command, CAS WS\_FS is required. After WCKENL\_FS+tWCKPRE static, MRW commands have to be issued to enable Enhanced RDQS training mode. tERQE after MRW, the LPDDR5 will start driving RDQS\_t = low and RDQS\_c = high.

To keep RDQS low-impedance, during enhanced RDQS training mode, WCK has to continue toggling.

When the LPDDR5 receives a Read Command, the LPDDR5 will output RDQS and data. The RDQS preamble and postamble are followed MR10 OP[7:4]. After a burst read operation, the LPDDR5 will keep RDQS low-Z while in this mode.

LPDDR5 exits Enhanced RDQS training mode by setting MR46 OP[0] Enhanced RDQS training mode disable. After tERQX has passed from MRW, LPDDR5 RDQS will transit to a Hi-impedance state. During tERQX period, WCK has to continue toggling.

In tERQE and tERQX period, only the DES command is allowed and during Enhanced RDQS mode, Read data training mode, ACT-1, ACT-2, PREpb, PREab, REFpb, REFab, RD, RD32, MRW-1, MRW-2, MRR, MPC, and RDC can be issued but other commands are not allowed.

Provided that if DMI output behavior control is set to Mode 2 (MR13 OP[4]=1<sub>B</sub>), issuing RDC command is prohibited.

Additionally, from enhanced RDQS training mode entry to exit, the internal data bus is working as the read function. Hence, the MR concerned with output control, ODT/NT-ODT and WCK setting, are not allowed to change; refer to Table 49 for specific MRs. MR46 OP[0] and MR46 OP[1] are not allowed to change at the same MRW command.

RDQS\_t and RDQS\_c drive follow MR20 OP[1:0].


RDQS ODT is disabled after tRDQE\_OD has passed after enhanced RDQS enable MRW. RDQS ODT is enabled after tRDQX\_OD has passed after enhanced RDQS disable MRW.

#### 4.2.12 Enhanced RDQS Training Mode (cont'd)

**Table 49 — MR# and Operand which are Prohibited to Change during Enhanced RDQS Training Mode**

Function	MR# and Operand	Notes
RL and nRBTP	MR2 OP[3:0]	
PDDS	MR3 OP[2:0]	
DBI-RD	MR3 OP[6]	
Write DBI	MR3 OP[7]	
RPST Mode	MR10 OP[0]	
WCK PST	MR10 OP[3:2]	
RDQS PRE	MR10 OP[5:4]	
RDQS PST	MR10 OP[7:6]	
NT ODT	MR11 OP[3]	
VRO	MR13 OP[2]	
DMI I/O Control	MR13 OP[4]	
Data Mask	MR13 OP[5]	
FSP-OP	MR16 OP[3:2]	
CBT	MR16 OP[5:4]	
SoC ODT	MR17 OP[2:0]	
WCK ODT	MR18 OP[2:0]	
WCK FM	MR18 OP[3]	
WCK ON	MR18 OP[4]	
WCK2CK Leveling	MR18 OP[6]	
CKR	MR18 OP[7]	
DVFSQ	MR19 OP[3:2]	
RDQS	MR20 OP[1:0]	
WCK Mode	MR20 OP[3:2]	
RDCFE	MR21 OP[5]	
WECC	MR22 OP[5:4]	
RECC	MR22 OP[7:6]	
DCM_Start/Stop	MR26 OP[0]	
Flip inputs to cancel offset (DCM_Flip)	MR26 OP[1]	
Read/Write-based WCK-RDQS_t Training	MR26 OP[7]	1
ZQ Reset	MR28 OP[0]	
ZQ Stop	MR28 OP[1]	
ZQ Interval	MR28 OP[3:2]	
ZQ Mode	MR28 OP[5]	
PPRE	MR41 OP[4]	
NT DQ ODT	MR41 OP[7:5]	
RDQS Toggle	MR46 OP[1]	
FIFO RDQS Training	MR46 OP[2]	2
Dual VDD2	MR13 OP[7]	
DVFS (VDD2 Dynamic Voltage and Frequency Scaling Core)	MR19 OP[1:0]	
NOTE 1 Enhanced RDQS training mode and Read/Write-based WCK-RDQS_t Training cannot be enabled at the same time.		
NOTE 2 Enhanced RDQS training mode and FIFO RDQS Training cannot be enabled at the same time.		


#### 4.2.12 Enhanced RDQS Training Mode (cont'd)



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 2 In case of NT ODT is enable case for RDQS\_t/c, DQ and/or DMI.

**Figure 59 — Enhanced RDQS Training Mode Entry Timing**




NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 2 In case of NT ODT is enable case for RDQS\_t/c, DQ and/or DMI.

**Figure 60 — Enhanced RDQS Training Mode Exit Timing**

#### 4.2.12 Enhanced RDQS Training Mode (cont'd)



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 2 NT ODT is disabled regardless of NT ODT setting MR41 OP[7:5] during enhanced RDQS training mode.

**Figure 61 — Read Operation during Enhanced RDQS Training Mode**

**Table 50 — Enhanced RDQS Training Mode Entry and Exit Timings**

Parameter	Symbol	Min/Max	Value	Unit	Note
Enhanced RDQS toggle mode entry	tERQE	Max	Max (35ns, 4nCK)	ns	
Enhanced RDQS toggle mode exit	tERQX	Max	Max (35ns, 4nCK)	ns	
ODT disable from Enhanced RDQS toggle mode entry	tRDQE_OD	Max	Max (35ns, 4nCK)	ns	
ODT enable from Enhanced RDQS toggle mode exit	tRDQX_OD	Max	Max (35ns, 4nCK)	ns	

#### 4.2.13 Read/Write-based WCK-RDQS<sub>t</sub> Training

When Write Link ECC is enabled, the RDQS<sub>t</sub> pin functions as parity during write operation. RDQS<sub>t</sub>, DQ data, and WCK is required to be trained to meet the write timing. In addition to WCK-RDQS<sub>t</sub>/Parity Training in 4.2.10.2, which utilizes Read and Write FIFO commands for WCK-RDQS<sub>t</sub> training, LPDDR5 SDRAM optionally supports WCK-RDQS<sub>t</sub> training by Read and Write commands. If LPDDR5 device supports the Read/Write-based WCK-RDQS<sub>t</sub> training function (MR26 OP[6]=1<sub>B</sub>), users may enable the training function by setting MR26 OP[7]=1<sub>B</sub>.

Read/Write-based WCK-RDQS<sub>t</sub> Training MR26 OP[7]=1<sub>B</sub> can only be used beyond 1600MHz of WCK frequency, as well as Link ECC function.

To enter the Read/Write-based WCK-RDQS<sub>t</sub> training mode, a MRW command is required to set MR26 OP[7]=1<sub>B</sub>. After tRDQSTFE has passed from the MRW command, LPDDR5 SDRAM is ready for Read/Write-based WCK-RDQS<sub>t</sub> training where RDQS<sub>t</sub> behaves like DMI pin with the Write DBI enabled (Read/Write-based WCK-RDQS<sub>t</sub> Training might use the Write DBI circuits). Hence Write DBI: MR3 OP[7] is required to be set 1<sub>B</sub> prior to entering WCK-RDQS<sub>t</sub> training mode. And DMI input is ignored by LPDDR5 SDRAM during write operation even though Write DBI is enabled: MR3 OP[7] = 1<sub>B</sub>. In this training mode, the controller is required to follow LPDDR5 SDRAM Row and Read/Write operations to access SDRAM. A bank activate command is required before issuing Read or Write commands. The training data is written to DRAM by issuing CAS command with WS<sub>WR</sub>=1 followed immediately by Write commands. LPDDR5 SDRAM inverts Write data received on the DQ inputs in case RDQS<sub>t</sub> is sampled HIGH, or leaves the Write data non-inverted in case RDQS<sub>t</sub> is sampled LOW. The data written to the SDRAM by the Write command can be read back by issuing CAS command with WS<sub>RD</sub>=1 followed immediately by Read commands. The controller compares the read data with “expected” data to see if further training is needed. The number of consecutives Read or Write commands, i.e., length of training pattern, is not limited. Certainly, the Write/Read command can be issued without WCK Sync. command during WCK Sync state. When the training is completed, LPDDR5 SDRAM exits Read/Write-based WCK-RDQS<sub>t</sub> training mode by setting MR26 OP[7]=0<sub>B</sub>. After tRDQSTFX has passed from the MRW, LPDDR5 is back to normal operation where RDQS<sub>t</sub> functions based on Write Link ECC setting during write operation.

In tRDQSTFE and tRDQSTFX period, only the DES command is allowed.

**Table 51 — Relationship among RDQS<sub>t</sub>, Input Data, and Data Written to Cell**

#	RDQS <sub>t</sub>	Input Data from Controller									Data Written to the Cell <sup>1</sup>							
		D Q 0	D Q 1	D Q 2	D Q 3	D Q 4	D Q 5	D Q 6	D Q 7		D Q 0	D Q 1	D Q 2	D Q 3	D Q 4	D Q 5	D Q 6	D Q 7
1	0	D	D	D	D	D	D	D	D	=>	D	D	D	D	D	D	D	D
2	1	D	D	D	D	D	D	D	D	=>	/D	/D	/D	/D	/D	/D	/D	/D

NOTE 1 “/D” is inverted data of “D”.

During Read/Write-based WCK-RDQS<sub>t</sub> training, the following commands are prohibited to simplify the training procedure.

Read FIFO (RFF)  
Write FIFO (WFF)  
Masked Write (MWR)  
CAS<sub>Write</sub> Data Copy (WDC)  
CAS<sub>Write</sub> X (WRX)  
Read DQ Calibration (RDC)

#### 4.2.13 Read/Write-based WCK-RDQS<sub>t</sub> Training (cont'd)

**Table 52 — Read/Write-based RDQS<sub>t</sub> Training Mode Entry And Exit Timings**

Parameter	Symbol	Min/Max	Value	Unit	Note
Read/Write-based RDQS <sub>t</sub> training mode entry	tRDQSTFE	Min	Max (35ns, 4nCK)	ns	
Read/Write-based RDQS <sub>t</sub> training mode exit	tRDQSTFX	Min	Max (35ns, 4nCK)	ns	

##### 4.2.13.1 Relationship between MR Setting and Read/Write-based WCK-RDQS<sub>t</sub> Training Behavior

The treatment of Mode Register setting and DMI, RDQS<sub>t</sub>/Parity pin behavior during Read/Write-based WCK-RDQS<sub>t</sub> Training mode which is MR26 OP[7]=1<sub>B</sub> is shown in Table 53.

**Table 53 — Relationship between MR Setting and Read/Write-based WCK-RDQS<sub>t</sub> Training**

Subject	Behavior	Note
MR13 OP[5]: Data Mask	Function Disable	1
MR3 OP[7]: Write DBI	Function Disable	2
MR22 OP[5:4]: Write Link ECC	The MR setting regards as the disabled even if the Write Link ECC is enabled.	3
MR3 OP[6]: Read DBI	Read DBI function follows MR3 OP[6] setting.	
MR22 OP[7:6]: Read Link ECC	Read Link ECC function follows MR22 OP[7:6] setting.	
MR21 OP[5]: Read Data Copy	Read Data Copy function follows MR21 OP[5] setting.	
<p>NOTE 1 Input data from DMI does not affect the input data to DQs, if MR13 OP[5]=0<sub>B</sub>.</p> <p>NOTE 2 Write DBI: MR3 OP[7] is required to be set 1<sub>B</sub> prior to entering WCK-RDQS<sub>t</sub> training mode, however input data from DMI does not affect the input data to DQs.</p> <p>NOTE 3 This MR setting doesn't affect nWR value when MR26 OP[7]=1<sub>B</sub>. Stored data in MR43, MR44 and MR45 will be retained even if Write Link ECC function will be disabled by entering Read/Write-based WCK-RDQS<sub>t</sub> Training.</p>		

#### 4.2.13.1 Relationship between MR Setting and Read/Write-based WCK-RDQS<sub>t</sub> Training Behavior (cont'd)

Table 54 — DMI, RDQS<sub>t</sub>/Parity Input Behavior for Read/Write-based WCK-RDQS<sub>t</sub> Training

Function				DMI Input Receiver	nWR	RDQS <sub>t</sub> / Parity Receiver	Note
Data Mask MR13 OP[5]	Write DBI MR3 OP[7]	Write Link ECC MR22 OP[5:4]	Write Data Copy MR21 OP[4]		x16 and x8		
Disable	Disable	Disable	Disable	Turn off	w/o Link ECC	Turn on	
Disable	Disable	Disable	Enable	Turn off	w/o Link ECC	Turn on	1
Disable	Disable	Enable	Disable	Turn off	w/o Link ECC	Turn on	
Disable	Disable	Enable	Enable	Turn off	w/o Link ECC	Turn on	1
Disable	Enable	Disable	Disable	Turn off	w/o Link ECC	Turn on	
Disable	Enable	Disable	Enable	Turn off	w/o Link ECC	Turn on	1
Disable	Enable	Enable	Disable	Turn off	w/o Link ECC	Turn on	
Disable	Enable	Enable	Enable	Turn off	w/o Link ECC	Turn on	1
Enable	Disable	Disable	Disable	Turn off	w/o Link ECC	Turn on	
Enable	Disable	Disable	Enable	Turn off	w/o Link ECC	Turn on	1
Enable	Disable	Enable	Disable	Turn off	w/o Link ECC	Turn on	
Enable	Disable	Enable	Enable	Turn off	w/o Link ECC	Turn on	1
Enable	Enable	Disable	Disable	Turn off	w/o Link ECC	Turn on	
Enable	Enable	Disable	Enable	Turn off	w/o Link ECC	Turn on	1
Enable	Enable	Enable	Disable	Turn off	w/o Link ECC	Turn on	
Enable	Enable	Enable	Enable	Turn off	w/o Link ECC	Turn on	1

NOTE 1 CAS command with DC0, DC1, DC2 and/or DC3=1 is inhibited during Read/Write-based WCK-RDQS<sub>t</sub> Training mode: MR26 OP[7]=1<sub>B</sub>.

Table 55 — DMI Behavior and Read Latencies for Read/Write-based WCK-RDQS<sub>t</sub> Training

Function			DMI Output Driver	Read Latencies		Note
Read DBI MR3 OP[6]	Read Link ECC MR22 OP[7:6]	Read Data Copy MR21 OP[5]		x16	x8	
Disable	Disable	Disable	Turn off	Set 0	Set 1	1
Disable	Disable	Enable	Turn on (Follows Data Copy Definition)	Set 1	Set 2	1
Disable	Enable	Disable	Turn on (Follows Read Link ECC Definition)	Set 0	Set 1	2
Disable	Enable	Enable	Prohibited setting	N/A	N/A	
Enable	Disable	Disable	Turn on (Read DBI Data output)	Set 1	Set 2	1
Enable	Disable	Enable	Turn on (Follows Data Copy Definition)	Set 1	Set 2	1
Enable	Enable	Disable	Prohibited setting	N/A	N/A	
Enable	Enable	Enable	Prohibited setting	N/A	N/A	

NOTE 1 For Read latency set, refer to Table 225 and Table 226, where Read Link ECC function is disabled.  
NOTE 2 For Read latency set, refer to Table 228, where Read Link ECC function is enabled

#### 4.2.13.2 Read/Write-based WCK-RDQS<sub>t</sub> Training Requirement

About combination among Operating Data Rate and ODT/NT-ODT setting, need to train under all conditions system actual use the SDRAM. For instance, if System uses following three conditions, need to train for WCK-RDQS<sub>t</sub> at all these three conditions.

Table 56 — System Operating Condition: Example

Condition	Data Rate	ODT	NT-ODT
1	3733 Mbps	Enable	Disable
2	6400 Mbps	Enable	Enable
3	8533 Mbps	Enable	Enable



## 4.2.14 Rx Offset Calibration Training

### 4.2.14.1 Offset Calibration Training Description

LPDDR5X SDRAM provides Offset Calibration Training for adjusting DQ Rx offset. It is recommended to operate the training every power-up and initialization training sequence to cope with the SDRAM operating condition change. Offset calibration is enabled by MR15 OP[7].


When the SDRAM starts the training, DQ channel can be floated. DQ ODTs shall be automatically enabled after MRW-1 and MRW-2 are issued for starting an Offset calibration training.

During the training, the SDRAM is required to be in WCK2CK sync state and WCK shall be toggled at full-rate. It is recommended to synchronize WCK to CK by using CAS(WS\_FS) before the training or you may utilize WCK2CKsync state from a previous operation.

### 4.2.14.2 Offset Calibration Training Sequence

Below is an Offset Calibration Training sequence.

1. Issue a CAS(WS\_FS=1) command and operate WCK2CK synchronization refer to 7.2.1.5  
WCK2CK Sync operation with CAS(WS\_FS=1)" and keep toggling WCK at full-rate.
2. Issue MRW-1 and MRW-2 for starting an Offset Calibration Training
3. Wait tOSCAl until the LPDDR5X SDRAM completes the Offset Calibration.
4. Issue MRW-1 and MRW-2 for exiting the Offset Calibration Training.



NOTE 1 DQ ODT shall be enabled and be set to the smallest ODT value (RZQ/6)

Figure 62 — Rx Offset Calibration Training Timing

Table 57 — Rx Offset Calibration Training Time Parameter

Item	Symbol	Min/Max	Value	Unit
Rx Offset Calibration Training time	tOSCAl	Max	3	μs

---

## **5 Simplified LPDDR5 State Diagram**

---

LPDDR5 SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram; they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

For the command definition, see 7.1.1.

## 5 Simplified LPDDR5 State Diagram (cont'd)




Figure 63 — LPDDR5: Simplified Bus Interface State Diagram

## 5 Simplified LPDDR5 State Diagram (cont'd)




Figure 64 — Sub-State Diagram-1 Related with MRR, MRW, CAS, WFF, RFF, RDC, and MPC Command

## 5 Simplified LPDDR5 State Diagram (cont'd)




Figure 65 — Sub-State Diagram-2: Related with MPC State

## 5 Simplified LPDDR5 State Diagram (cont'd)

- NOTE 1 From the Self-Refresh state the device can enter Power-Down, MRR, MRW, MPC and Deep Sleep Mode states. See 7.5.4, on Self-Refresh, for more information.
- NOTE 2 In IDLE state, all banks are pre-charged.
- NOTE 3 In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See 7.6.2, on Mode Register Write (MRW), for more information.
- NOTE 4 In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See 7.6.13, on Multi-Purpose Command (MPC), for more information.
- NOTE 5 This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- NOTE 6 States that have an "automatic return" and can be accessed from more than one prior state (e.g., MRW from either idle or Active states) will return to the state from when they were initiated (e.g., MRW from Idle will return to Idle).
- NOTE 7 The RESET<sub>n</sub> pin can be asserted from any state and will cause the SDRAM to go to the Reset State. The diagram shows RESET state applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET<sub>n</sub>.
- NOTE 8 Bank Active state can enter "CAS and WCK2CK Sync WR", "CAS and WCK2CK Sync RD" State for WCK-to-CK Synchronization, Non-Target ODT setting or Burst Length setting if it is needed.
- NOTE 9 Deep Sleep Mode state can enter Self-Refresh Power Down state toggling CS (VDD2H level). See 7.5.8 for more information on Deep Sleep Mode.
- NOTE 10 "Bank Active" to "Per-Bank Refresh" transition only refers to different banks not the same bank.
- NOTE 11 Only MRW commands for MR16 OP[1:0]: FSP-WR, OP[3:2]: FSP-OP, OP[6]: VRCG and MR14 OP[6:0]:VREF(DQ[7:0]) and MR15 OP[6:0]:VREF(DQ[15:8]) are allowed from WRITE FIFO command to READ FIFO command.

## 6.1 Mode Register Assignment and Definition in LPDDR5 SDRAM

**Table 58 — Mode Register Assignment in LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>)<sup>1,2,3,4,5</sup>**

MR#	MA[6:0]	Access	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
0	00 <sub>H</sub>	R	RFU		Unified NT-ODT Behavior	DMI Output Behavior Mode	Optimized Refresh Mode	Enhanced WCK Always On Mode	Latency Mode	NT-ODT DQ/RDQS Timing Separation
1	01 <sub>H</sub>	R/W	WL				CK Mode	RFU	ARFM Support	RFU
			WL				CK Mode			
			WL				CK Mode			
2	02 <sub>H</sub>	W	nWR				RL and nRBTP			
			nWR				RL and nRBTP			
			nWR				RL and nRBTP			
3	03 <sub>H</sub>	R/W	DBI-WR	DBI-RD	WLS	BK/BG ORG		PDDS		
			DBI-WR	DBI-RD	WLS	BK/BG ORG		PDDS		
			DBI-WR	DBI-RD	WLS	BK/BG ORG		PDDS		
4	04 <sub>H</sub>	R	TUF	ZQ Initiator	ZQUF	Refresh Multiplier				
5	05 <sub>H</sub>	R	LPDDR5 Manufacturer ID							
6	06 <sub>H</sub>	R	Revision ID-1							
7	07 <sub>H</sub>	R	Revision ID-2							
8	08 <sub>H</sub>	R	IO Width		Density				Type	
9	09 <sub>H</sub>	W	Vendor Specific Test Register							
10	0A <sub>H</sub>	W	RDQS PST		RDQS PRE		WCK PST		RFU	RPST Mode
			RDQS PST		RDQS PRE		WCK PST			RPST Mode
			RDQS PST		RDQS PRE		WCK PST			RPST Mode
11	0B <sub>H</sub>	R/W	RFU	CA ODT			NT ODT	DQ ODT		
				CA ODT			NT ODT	DQ ODT		
				CA ODT			NT ODT	DQ ODT		
12	0C <sub>H</sub>	R/W	VBS	V <sub>REF</sub> (CA)						
				V <sub>REF</sub> (CA)						
				V <sub>REF</sub> (CA)						

**Table 58 — Mode Register Assignment in LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>)<sup>1,2,3,4,5</sup> (cont'd)**

MR#	MA[6:0]	Access	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
13	0D <sub>H</sub>	W	Dual VDD2	CBT Mode	DMD	DMI I/O control	RFU	VRO	Thermal Offset		
14	0E <sub>H</sub>	R/W	VDLC	V <sub>REF</sub> (DQ[7:0])							
				V <sub>REF</sub> (DQ[7:0])							
				V <sub>REF</sub> (DQ[7:0])							
15	0F <sub>H</sub>	R/W	RFU	V <sub>REF</sub> (DQ[15:8])							
				V <sub>REF</sub> (DQ[15:8])							
				V <sub>REF</sub> (DQ[15:8])							
16	10 <sub>H</sub>	R/W	CBT -Phase	VRCG	CBT		FSP-OP		FSP-WR		
17	11 <sub>H</sub>	R/W	x8 ODTD Upper	x8 ODTD Lower	ODTD-CA	ODTD-CS	ODTD-CK	SOC ODT			
					ODTD-CA	ODTD-CS	ODTD-CK	SOC ODT			
					ODTD-CA	ODTD-CS	ODTD-CK	SOC ODT			
18	12 <sub>H</sub>	W	CKR	WCK2CK Leveling	RFU	WCK ON	WCK_FM	WCK ODT			
			CKR			WCK ON	WCK_FM	WCK ODT			
			CKR			WCK ON	WCK_FM	WCK ODT			
19	13 <sub>H</sub>	R/W	RFU		WCK2DQ OSC FM support	WCK2DQ OSC FM	DVFSQ		DVFSC		
						WCK2DQ OSC FM	DVFSQ		DVFSC		
						WCK2DQ OSC FM	DVFSQ		DVFSC		
20	14 <sub>H</sub>	W	RDC DQ Mode	RDC DMI Mode	MRWDU	MRWDL	WCK Mode		RDQS		
							WCK Mode		RDQS		
							WCK Mode		RDQS		
21	15 <sub>H</sub>	R/W	WXS	WXFE	RDCFE	WDCFE	ODT-CSFS	WXFS	RDCFS	WDCFS	
22	16 <sub>H</sub>	W	RECC		WECC		RFU				
			RECC		WECC						
			RECC		WECC						
23	17 <sub>H</sub>	W	PASR Segment Mask								
24	18 <sub>H</sub>	R/W	DFE Support	DFE Quantity for Upper Byte		RFU	DFE Quantity for Lower Byte				
				DFE Quantity for Upper Byte			DFE Quantity for Lower Byte				
				DFE Quantity for Upper Byte			DFE Quantity for Lower Byte				
25	19 <sub>H</sub>	W	Optimized Refresh Enable	PARC	CA Inputs TERM	CK pair TERM	RFU				
26	1A <sub>H</sub>	R/W	RDQSTFE	RDQSTFS	DCMU1	DCMU0	DCML1	DCML0	DCM Flip	DCM Start/ Stop	
27	1B <sub>H</sub>	R	RAAMULT		RAAIMT					RFM	
28	1C <sub>H</sub>	W	RFU		ZQ Mode	RFU	ZQ interval		ZQ Stop	ZQ Reset	
29	1D <sub>H</sub>	R	PPR Resource Bank7	PPR Resource Bank6	PPR Resource Bank5	PPR Resource Bank4	PPR Resource Bank3	PPR Resource Bank2	PPR Resource Bank1	PPR Resource Bank0	
30	1E <sub>H</sub>	W	DCA for Upper byte				DCA for Lower byte				
			DCA for Upper byte				DCA for Lower byte				
			DCA for Upper byte				DCA for Lower byte				



**Table 58 — Mode Register Assignment in LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>)<sup>1,2,3,4,5</sup> (cont'd)**

MR#	MA[6:0]	Access	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
31	1F <sub>H</sub>	W	Lower-Byte per-bit control Register for DQ Calibration							
32	20 <sub>H</sub>	W	Upper-Byte per-bit control Register for DQ Calibration							
33	21 <sub>H</sub>	W	DQ Calibration Pattern "A"							
34	22 <sub>H</sub>	W	DQ Calibration Pattern "B"							
35	23 <sub>H</sub>	R	WCK2DQI Oscillator Count - LSB							
36	24 <sub>H</sub>	R	WCK2DQI Oscillator Count - MSB							
37	25 <sub>H</sub>	R/W	WCK2DQI interval timer run time setting							
38	26 <sub>H</sub>	R	WCK2DQO Oscillator Count - LSB							
39	27 <sub>H</sub>	R	WCK2DQO Oscillator Count - MSB							
40	28 <sub>H</sub>	R/W	WCK2DQO interval timer run time setting							
41	29 <sub>H</sub>	W	NT DQ ODT			PPRE	RFU			
			NT DQ ODT							
			NT DQ ODT							
42	2A <sub>H</sub>	W	PPR KEY Protection							
43	2B <sub>H</sub>	R	DBE_flag	SBEC_Rule	SBE_count					
44	2C <sub>H</sub>	R	Data ECC Syndrome							
45	2D <sub>H</sub>	R	Data ECC Syndrome	Error Byte Lane	DMI ECC Syndrome					
46	2E <sub>H</sub>	W	RFU					FIFO RDQS Training	RDQS Toggle	Enhanced RDQS
47	2F <sub>H</sub>	R	Serial ID-1							
48	30 <sub>H</sub>	R	Serial ID-2							
49	31 <sub>H</sub>	R	Serial ID-3							
50	32 <sub>H</sub>	R	Serial ID-4							
51	33 <sub>H</sub>	R	Serial ID-5							
52	34 <sub>H</sub>	R	Serial ID-6							
53	35 <sub>H</sub>	R	Serial ID-7							
54	36 <sub>H</sub>	R	Serial ID-8							
55	37 <sub>H</sub>	N/A	DNU (Do Not Use)							
56	38 <sub>H</sub>	W	Valid 0 or 1							
57	39 <sub>H</sub>	R/W	ARFM		RFMSBC		RFMSB		RAADEC	
58:59	3A <sub>H</sub> :3B <sub>H</sub>	N/A	DNU (Do Not Use)							
60	3C <sub>H</sub>	W	Valid 0 or 1							
61:63	3D <sub>H</sub> :3F <sub>H</sub>	N/A	DNU (Do Not Use)							
64:119	40 <sub>H</sub> :77 <sub>H</sub>	N/A	RFU							
120:123	78 <sub>H</sub> :7B <sub>H</sub>	N/A	DNU (Do Not Use)							
124:127	7C <sub>H</sub> :7F <sub>H</sub>	N/A	RFU							
								Applied when FSP=0		
								Applied when FSP=1		
								Applied when FSP=2		
NOTE 1 RFU bits shall be set to '0' during writes.										
NOTE 2 All mode registers that are specified as RFU or write-only shall return undefined data when read.										
NOTE 3 All mode registers that are specified as RFU should not be written.										
NOTE 4 Writes to read-only registers shall have no impact on the functionality of the device.										
NOTE 5 In order to guarantee proper operation, all mode registers that can be written shall be set to specified data, except "Reserved" and "RFU".										

Table 59 shows the mode registers for LPDDR5X SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode register Write command is used to write a mode register. LPDDR5X device provides additional MRR capability to some write-only Mode Registers containing important memory system configuration and status info. Mode Registers 1, 3, 11, 16, 17, 37, and 40 can be read by issuing a Mode Register Read (MRR) command.

**Table 59 — Mode Register Assignment in LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>)<sup>1,2,3,4,5</sup>**

MR#	MA[6:0]	Access	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
0	00 <sub>H</sub>	R	Per-Pin DFE	Pre-Emphasis	Unified NT-ODT Behavior	DMI Output Behavior Mode	Optimized Refresh Mode	Enhanced WCK Always On Mode	Latency Mode	NT-ODT DQ/RDQS Timing Separation
1	01 <sub>H</sub>	R/W	WL				CK Mode	DRFM support	ARFM Support	CS ODT OP Support
			WL				CK Mode			
			WL				CK Mode			
2	02 <sub>H</sub>	W	nWR				RL and nRBTP			
			nWR				RL and nRBTP			
			nWR				RL and nRBTP			
3	03 <sub>H</sub>	R/W	DBI-WR	DBI-RD	WLS	BK/BG ORG		PDDS		
			DBI-WR	DBI-RD	WLS	BK/BG ORG		PDDS		
			DBI-WR	DBI-RD	WLS	BK/BG ORG		PDDS		
4	04 <sub>H</sub>	R	TUF	ZQ Initiator	ZQUF	Refresh Multiplier				
5	05 <sub>H</sub>	R	LPDDR5 Manufacturer ID							
6	06 <sub>H</sub>	R	Revision ID-1							
7	07 <sub>H</sub>	R	Revision ID-2							
8	08 <sub>H</sub>	R	IO Width		Density				Type	
9	09 <sub>H</sub>	W	Vendor Specific Test Register							
10	0A <sub>H</sub>	W	RDQS PST		RDQS PRE		WCK PST		RDQS Pre-2	RPST Mode
			RDQS PST		RDQS PRE		WCK PST		RDQS Pre-2	RPST Mode
			RDQS PST		RDQS PRE		WCK PST		RDQS Pre-2	RPST Mode
11	0B <sub>H</sub>	R/W	CS ODT OP	CA ODT			NT ODT	DQ ODT		
			CS ODT OP	CA ODT			NT ODT	DQ ODT		
			CS ODT OP	CA ODT			NT ODT	DQ ODT		
12	0C <sub>H</sub>	R/W	VBS	V <sub>REF</sub> (CA)						
				V <sub>REF</sub> (CA)						
				V <sub>REF</sub> (CA)						

**Table 59 — Mode Register Assignment in LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>)<sup>1,2,3,4,5</sup> (cont'd)**

MR#	MA[6:0]	Access	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
13	0D <sub>H</sub>	W	Dual VDD2	CBT Mode	DMD	DMI I/O control	RFU	VRO	Thermal Offset		
14	0E <sub>H</sub>	R/W	VDLC	V <sub>REF</sub> (DQ[7:0])							
				V <sub>REF</sub> (DQ[7:0])							
				V <sub>REF</sub> (DQ[7:0])							
15	0F <sub>H</sub>	R/W	OCC	V <sub>REF</sub> (DQ[15:8])							
				V <sub>REF</sub> (DQ[15:8])							
				V <sub>REF</sub> (DQ[15:8])							
16	10 <sub>H</sub>	R/W	CBT -Phase	VRCG	CBT		FSP-OP		FSP-WR		
17	11 <sub>H</sub>	R/W	x8 ODTD Upper	x8 ODTD Lower	ODTD-CA	ODTD-CS	ODTD-CK	SOC ODT			
					ODTD-CA	ODTD-CS	ODTD-CK	SOC ODT			
					ODTD-CA	ODTD-CS	ODTD-CK	SOC ODT			
18	12 <sub>H</sub>	W	CKR	WCK2CK Leveling	RFU	WCK ON	WCK_FM	WCK ODT			
			CKR			WCK ON	WCK_FM	WCK ODT			
			CKR			WCK ON	WCK_FM	WCK ODT			
19	13 <sub>H</sub>	R/W	CS ODT (CS termination)		WCK2DQ OSC FM support	WCK2DQ OSC FM	DVFSQ		DVFSC		
						WCK2DQ OSC FM	DVFSQ		DVFSC		
						WCK2DQ OSC FM	DVFSQ		DVFSC		
20	14 <sub>H</sub>	W	RDC DQ Mode	RDC DMI Mode	MRWDU	MRWDL	WCK Mode		RDQS		
							WCK Mode		RDQS		
							WCK Mode		RDQS		
21	15 <sub>H</sub>	R/W	WXS	WXFE	RDCFE	WDCFE	ODT-CSFS	WXFS	RDCFS	WDCFS	
22	16 <sub>H</sub>	W	RECC		WECC		RFU				
			RECC		WECC						
			RECC		WECC						
23	17 <sub>H</sub>	W	PASR Segment Mask								
24	18 <sub>H</sub>	R/W	DFE Support	DFE Quantity for Upper Byte			Read DCA Support	DFE Quantity for Lower Byte			
				DFE Quantity for Upper Byte				DFE Quantity for Lower Byte			
				DFE Quantity for Upper Byte				DFE Quantity for Lower Byte			
25	19 <sub>H</sub>	W	Optimized Refresh Enable	PARC	CA Inputs TERM	CK pair TERM	RFU				
26	1A <sub>H</sub>	R/W	RDQSTFE	RDQSTFS	DCMU1	DCMU0	DCML1	DCML0	DCM Flip	DCM Start/ Stop	
27	1B <sub>H</sub>	R	RAAMULT		RAAIMT					RFM	
28	1C <sub>H</sub>	W	RFU		ZQ Mode	RFU	ZQ interval		ZQ Stop	ZQ Reset	
29	1D <sub>H</sub>	R	PPR Resource Bank7	PPR Resource Bank6	PPR Resource Bank5	PPR Resource Bank4	PPR Resource Bank3	PPR Resource Bank2	PPR Resource Bank1	PPR Resource Bank0	
30	1E <sub>H</sub>	W	DCA for Upper byte				DCA for Lower byte				
			DCA for Upper byte				DCA for Lower byte				
			DCA for Upper byte				DCA for Lower byte				

**Table 59 — Mode Register Assignment in LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>)<sup>1,2,3,4,5</sup> (cont'd)**

MR#	MA[6:0]	Access	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
31	1F <sub>H</sub>	W	Lower-Byte per-bit control Register for DQ Calibration								
32	20 <sub>H</sub>	W	Upper-Byte per-bit control Register for DQ Calibration								
33	21 <sub>H</sub>	W	DQ Calibration Pattern “A”								
34	22 <sub>H</sub>	W	DQ Calibration Pattern “B”								
35	23 <sub>H</sub>	R	WCK2DQI Oscillator Count - LSB								
36	24 <sub>H</sub>	R	WCK2DQI Oscillator Count - MSB								
37	25 <sub>H</sub>	R/W	WCK2DQI interval timer run time setting								
38	26 <sub>H</sub>	R	WCK2DQO Oscillator Count - LSB								
39	27 <sub>H</sub>	R	WCK2DQO Oscillator Count - MSB								
40	28 <sub>H</sub>	R/W	WCK2DQO interval timer run time setting								
41	29 <sub>H</sub>	R/W	NT DQ ODT			PPRE	E-DVFS ODT Option Support	DVFS/E-DVFS Support	PDFEC		
			NT DQ ODT						PDFEC		
			NT DQ ODT						PDFEC		
42	2A <sub>H</sub>	W	PPR KEY Protection								
43	2B <sub>H</sub>	R	DBE_flag	SBEC_Rule	SBE_count						
44	2C <sub>H</sub>	R	Data ECC Syndrome								
45	2D <sub>H</sub>	R	Data ECC Syndrome	Error Byte Lane	DMI ECC Syndrome						
46	2E <sub>H</sub>	W	RFU						FIFO RDQS Training	RDQS Toggle	Enhanced RDQS
47	2F <sub>H</sub>	R	Serial ID-1								
48	30 <sub>H</sub>	R	Serial ID-2								
49	31 <sub>H</sub>	R	Serial ID-3								
50	32 <sub>H</sub>	R	Serial ID-4								
51	33 <sub>H</sub>	R	Serial ID-5								
52	34 <sub>H</sub>	R	Serial ID-6								
53	35 <sub>H</sub>	R	Serial ID-7								
54	36 <sub>H</sub>	R	Serial ID-8								
55	37 <sub>H</sub>	N/A	DNU (Do Not Use)								
56	38 <sub>H</sub>	W	Valid 0 or 1								
57	39 <sub>H</sub>	R/W	ARFM		RFMSBC		RFMSB		RAADEC		
58	3A <sub>H</sub>	W	DQ Dn Emphasis UB		DQ Up Emphasis UB		DQ Dn Emphasis LB		DQ Up Emphasis LB		
			DQ Dn Emphasis UB		DQ Up Emphasis UB		DQ Dn Emphasis LB		DQ Up Emphasis LB		
			DQ Dn Emphasis UB		DQ Up Emphasis UB		DQ Dn Emphasis LB		DQ Up Emphasis LB		
59	3B <sub>H</sub>	N/A	DNU (Do Not Use)								
60	3C <sub>H</sub>	W	Valid 0 or 1								
61:63	3D <sub>H</sub> :3F <sub>H</sub>	N/A	DNU (Do Not Use)								
64:68	40 <sub>H</sub> :44 <sub>H</sub>	N/A	RFU								
69	45 <sub>H</sub>	W	RDCAU				RDCAL				
			RDCAU				RDCAL				
			RDCAU				RDCAL				
70	46 <sub>H</sub>	W	Offset DFE Quantity for DQ3 (DFEDQ3)		Offset DFE Quantity for DQ2 (DFEDQ2)		Offset DFE Quantity for DQ1 (DFEDQ1)		Offset DFE Quantity for DQ0 (DFEDQ0)		
71	47 <sub>H</sub>	W	Offset DFE Quantity for DQ7 (DFEDQ7)		Offset DFE Quantity for DQ6 (DFEDQ6)		Offset DFE Quantity for DQ5 (DFEDQ5)		Offset DFE Quantity for DQ4 (DFEDQ4)		

**Table 59 — Mode Register Assignment in LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>)<sup>1,2,3,4,5</sup> (cont'd)**

[illegible]

## 6.3 Mode Register Definition

### 6.3.1 Mode Register Definition

**Table 60 — MR0 Register Information (MA [6:0] = 00<sub>n</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Per-pin DFE	Pre-Emphasis	Unified NT-ODT Behavior	DMI Output Behavior Mode	Optimized Refresh Mode	Enhanced WCK Always On Mode	Latency Mode	NT-ODT DQ/RDQS Timing Separation

**Table 61 — MR0 Definition**

Function	Register Type	Operand	Data	Notes
NT-ODT DQ/RDQS Timing Separation	Read only	OP[0]	0B: Device supports same DQ/RDQS NT-ODT Timing 1B: Device supports separated DQ/RDQS NT-ODT Timing	2
Latency Mode		OP[1]	0B: Device supports X16 mode latency 1B: Device supports byte mode latency	1
Enhanced WCK Always-On Mode		OP[2]	0B: Device does not support Enhanced WCK Always-ON mode. 1B: Device supports Enhanced WCK Always-ON mode.	3
Optimized Refresh Mode		OP[3]	0B: Device does not support Optimized Refresh mode 1B: Device supports Optimized Refresh mode.	4
DMI Output Behavior Mode		OP[4]	0B: Device only supports DMI Behavior mode1 1B: Device supports both DMI Behavior mode1, 2 and mode selection.	5
Unified NT-ODT Behavior		OP[5]	0B: The NT-ODT behavior does not follow the unified NT-ODT behavior. 1B: The NT-ODT behavior follows the unified NT-ODT behavior.	6
Pre-Emphasis		OP[6]	0B: Pre-Emphasis mode not supported 1B: Pre-Emphasis mode supported	
Per-pin DFE		OP[7]	0B: Per-pin DFE mode not supported 1B: Per-pin DFE mode supported	
NOTE 1 Byte mode devices only support byte mode latency.				
NOTE 2 LPDDR5 SDRAM supports Separate DQ/RDQS NT-ODT timing as an optional feature. See “NT-ODT behavior for Read Operation” section.				
NOTE 3 Enhanced WCK Always On mode is an optional feature. See “Enhanced WCK Always On Mode” section.				
NOTE 4 Optimized Refresh is an optional feature for Self Refresh mode. See “Optimized Refresh” section.				
NOTE 5 DMI Behavior Mode 2 and DMI Behavior Mode selection at Read FIFO and Read DQ Calibration is an optional feature. DMI Behavior Mode can be selected by MR13 OP[4]. See “DMI Output Behavior Mode” section.				
NOTE 6 Unified NT-ODT behavior is an optional feature. See “NT-ODT behavior unification” section.				

### 6.3.1 Mode Register Definition (cont'd)

Table 62 — MR1 Register Information (MA[5:0] = 01H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WL				CK Mode	DRFM support	ARFM support	CS ODT OP Support

Table 63 — MR1 Definition

Function	Register Type	Operand	Data	Notes			
CS ODT OP Support (CS ODT behavior option support)	Read-Only	OP[0]	0 <sub>B</sub> : CS ODT behavior option not supported 1 <sub>B</sub> : CS ODT behavior option supported				
Adaptive Refresh Management (ARFM) support		OP[1]	0 <sub>B</sub> : Adaptive Refresh Management not supported 1 <sub>B</sub> : Adaptive Refresh Management supported				
Directed Refresh Management (DRFM) support		OP[2]	0 <sub>B</sub> : Directed Refresh Management not supported 1 <sub>B</sub> : Directed Refresh Management supported				
CK mode	Read /Write	OP[3]	0 <sub>B</sub> : Differential (Default) 1 <sub>B</sub> : Single Ended	1,2,3			
WL (Write Latency)		OP[7:4]	WL (x16/ch and x8/ch)			2,3,4,5	
			OP[7:4]	WCK:CK	Set A		Set B
			0000 <sub>B</sub>	2:1	4		4
			0001 <sub>B</sub>		4		6
			0010 <sub>B</sub>		6		8
			0011 <sub>B</sub>		8		10
			0100 <sub>B</sub>		8		14
			0101 <sub>B</sub>		10		16
			0000 <sub>B</sub> (default)	4:1	2		2
			0001 <sub>B</sub>		2		3
			0010 <sub>B</sub>		3		4
			0011 <sub>B</sub>		4		5
			0100 <sub>B</sub>		4		7
			0101 <sub>B</sub>		5		8
			0110 <sub>B</sub>		6		9
			0111 <sub>B</sub>		6		11
			1000 <sub>B</sub>		7		12
			1001 <sub>B</sub>		8		14
			1010 <sub>B</sub>		9		15
			1011 <sub>B</sub>		9		16
			1100 <sub>B</sub>		11		19
			1101 <sub>B</sub>		12		22
			All others are RFU				

**Table 63 - MR1 Definition (cont'd)**

NOTE 1	When MR1 OP[3]= 1 <sub>B</sub> , CK_t is used as CK timing and CK_c is set to a valid logic state.
NOTE 2	There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.
NOTE 3	There are three physical registers assigned to each bit of this MR parameter, designated set point 0 , set point 1 and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
NOTE 4	The Write Latency applies regardless of the following function setting: (Disable/Enable) Byte Mode, Write DBI, Write Data Copy, Link ECC and DVFSC and Enhanced DVFSC.
NOTE 5	Write Latency Set "A" and Set "B" is determined by MR3 OP[5]. When MR3 OP[5]=0 <sub>B</sub> , then Write Latency Set "A" should be used. When MR3 OP[5]=1 <sub>B</sub> , then Write Latency Set "B" should be used.



### 6.3.1 Mode Register Definition (cont'd)

Table 64 — MR2 Register Information (MA [6:0] = 02<sub>h</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
nWR				RL and nRBTP			

Table 65 — MR2 Register Definition

Function	Register Type	Operand	Data	Notes																																																																																																																													
RL (Read latency) and nRBTP (Read Burst end to Precharge delay)	Write-only	OP[3:0]	RL and nRBTP (Link ECC off case, DVFSC disable, Enhanced DVFSC disable)	1,2,4,5																																																																																																																													
			OP[3:0]		WCK:CK Ratio	RL Set 0	RL Set 1	RL Set 2	nRBTP	0000 <sub>B</sub> (Default)	2:1	6	6	6	0	0001 <sub>B</sub>	2:1	8	8	8	0	0010 <sub>B</sub>	2:1	10	10	12	0	0011 <sub>B</sub>	2:1	12	14	14	0	0100 <sub>B</sub>	2:1	16	16	18	2	0101 <sub>B</sub>	2:1	18	20	20	2	0000 <sub>B</sub>	4:1	3	3	3	0	0001 <sub>B</sub>	4:1	4	4	4	0	0010 <sub>B</sub>	4:1	5	5	6	0	0011 <sub>B</sub>	4:1	6	7	7	0	0100 <sub>B</sub>	4:1	8	8	9	1	0101 <sub>B</sub>	4:1	9	10	10	1	0110 <sub>B</sub>	4:1	10	11	12	2	0111 <sub>B</sub>	4:1	12	13	14	2	1000 <sub>B</sub>	4:1	13	14	15	3	1001 <sub>B</sub>	4:1	15	16	17	4	1010 <sub>B</sub>	4:1	16	17	19	4	1011 <sub>B</sub>	4:1	17	18	20	4	1100 <sub>B</sub>	4:1	20	22	24	6	1101 <sub>B</sub>	4:1	23	25	26	6
			OP[3:0]		WCK:CK Ratio	RL Set 0	RL Set 1	RL Set 2	nRBTP																																																																																																																								
			0000 <sub>B</sub> (Default)		2:1	6	6	6	0																																																																																																																								
			0001 <sub>B</sub>		2:1	8	8	8	0																																																																																																																								
			0010 <sub>B</sub>		2:1	10	10	12	0																																																																																																																								
			0011 <sub>B</sub>		2:1	12	14	14	0																																																																																																																								
			0100 <sub>B</sub>		2:1	16	16	18	2																																																																																																																								
			0101 <sub>B</sub>		2:1	18	20	20	2																																																																																																																								
			0000 <sub>B</sub>		4:1	3	3	3	0																																																																																																																								
			0001 <sub>B</sub>		4:1	4	4	4	0																																																																																																																								
			0010 <sub>B</sub>		4:1	5	5	6	0																																																																																																																								
			0011 <sub>B</sub>		4:1	6	7	7	0																																																																																																																								
			0100 <sub>B</sub>		4:1	8	8	9	1																																																																																																																								
			0101 <sub>B</sub>		4:1	9	10	10	1																																																																																																																								
			0110 <sub>B</sub>		4:1	10	11	12	2																																																																																																																								
			0111 <sub>B</sub>		4:1	12	13	14	2																																																																																																																								
			1000 <sub>B</sub>		4:1	13	14	15	3																																																																																																																								
			1001 <sub>B</sub>		4:1	15	16	17	4																																																																																																																								
			1010 <sub>B</sub>		4:1	16	17	19	4																																																																																																																								
			1011 <sub>B</sub>		4:1	17	18	20	4																																																																																																																								
			1100 <sub>B</sub>		4:1	20	22	24	6																																																																																																																								
			1101 <sub>B</sub>		4:1	23	25	26	6																																																																																																																								
			All others are RFU																																																																																																																														

Table 65 — MR2 Register Definition (cont'd)

Function	Register Type	Operand	Data	Notes																																																																										
RL (Read latency) and nRBTP (Read Burst end to Precharge delay)	Write-only	OP[3:0]	RL and nRBTP (Link ECC off case, DVFSC enable, Enhanced DVFSC disable)	1,2,4,5																																																																										
			<table><tr><th>OP[3:0]</th><th>WCK:CK Ratio</th><th>RL Set 0</th><th>RL Set 1</th><th>RL Set 2</th><th>nRBTP</th></tr><tr><td>0000<sub>B</sub></td><td>2:1</td><td>6</td><td>6</td><td>6</td><td>0</td></tr><tr><td>0001<sub>B</sub></td><td>2:1</td><td>8</td><td>10</td><td>10</td><td>0</td></tr><tr><td>0010<sub>B</sub></td><td>2:1</td><td>12</td><td>12</td><td>14</td><td>0</td></tr><tr><td>0000<sub>B</sub></td><td>4:1</td><td>3</td><td>3</td><td>3</td><td>0</td></tr><tr><td>0001<sub>B</sub></td><td>4:1</td><td>4</td><td>5</td><td>5</td><td>0</td></tr><tr><td>0010<sub>B</sub></td><td>4:1</td><td>6</td><td>6</td><td>7</td><td>0</td></tr></table>		OP[3:0]	WCK:CK Ratio	RL Set 0	RL Set 1	RL Set 2	nRBTP	0000 <sub>B</sub>	2:1	6	6	6	0	0001 <sub>B</sub>	2:1	8	10	10	0	0010 <sub>B</sub>	2:1	12	12	14	0	0000 <sub>B</sub>	4:1	3	3	3	0	0001 <sub>B</sub>	4:1	4	5	5	0	0010 <sub>B</sub>	4:1	6	6	7	0																																
			OP[3:0]		WCK:CK Ratio	RL Set 0	RL Set 1	RL Set 2	nRBTP																																																																					
			0000 <sub>B</sub>		2:1	6	6	6	0																																																																					
			0001 <sub>B</sub>		2:1	8	10	10	0																																																																					
			0010 <sub>B</sub>		2:1	12	12	14	0																																																																					
			0000 <sub>B</sub>		4:1	3	3	3	0																																																																					
			0001 <sub>B</sub>		4:1	4	5	5	0																																																																					
			0010 <sub>B</sub>		4:1	6	6	7	0																																																																					
			All others are RFU																																																																											
			RL and nRBTP (Link ECC off case, DVFSC disable, Enhanced DVFSC enable)																																																																											
			<table><tr><th>OP[3:0]</th><th>WCK:CK Ratio</th><th>RL Set 0</th><th>RL Set 1</th><th>RL Set 2</th><th>nRBTP</th></tr><tr><td>0000<sub>B</sub></td><td>2:1</td><td>6</td><td>6</td><td>6</td><td>0</td></tr><tr><td>0001<sub>B</sub></td><td>2:1</td><td>9</td><td>10</td><td>10</td><td>0</td></tr><tr><td>0010<sub>B</sub></td><td>2:1</td><td>13</td><td>13</td><td>14</td><td>0</td></tr><tr><td>0011<sub>B</sub></td><td>2:1</td><td>16</td><td>16</td><td>20</td><td>2</td></tr><tr><td>0100<sub>B</sub></td><td>2:1</td><td>20</td><td>20</td><td>24</td><td>3</td></tr><tr><td>0101<sub>B</sub></td><td>2:1</td><td>24</td><td>24</td><td>28</td><td>4</td></tr><tr><td>0000<sub>B</sub></td><td>4:1</td><td>3</td><td>3</td><td>3</td><td>0</td></tr><tr><td>0001<sub>B</sub></td><td>4:1</td><td>5</td><td>5</td><td>5</td><td>0</td></tr><tr><td>0010<sub>B</sub></td><td>4:1</td><td>7</td><td>7</td><td>7</td><td>0</td></tr><tr><td>0011<sub>B</sub></td><td>4:1</td><td>8</td><td>8</td><td>10</td><td>1</td></tr><tr><td>0100<sub>B</sub></td><td>4:1</td><td>10</td><td>10</td><td>12</td><td>2</td></tr><tr><td>0101<sub>B</sub></td><td>4:1</td><td>12</td><td>12</td><td>14</td><td>2</td></tr></table>		OP[3:0]	WCK:CK Ratio	RL Set 0	RL Set 1	RL Set 2	nRBTP	0000 <sub>B</sub>	2:1	6	6	6	0	0001 <sub>B</sub>	2:1	9	10	10	0	0010 <sub>B</sub>	2:1	13	13	14	0	0011 <sub>B</sub>	2:1	16	16	20	2	0100 <sub>B</sub>	2:1	20	20	24	3	0101 <sub>B</sub>	2:1	24	24	28	4	0000 <sub>B</sub>	4:1	3	3	3	0	0001 <sub>B</sub>	4:1	5	5	5	0	0010 <sub>B</sub>	4:1	7	7	7	0	0011 <sub>B</sub>	4:1	8	8	10	1	0100 <sub>B</sub>	4:1	10	10	12	2	0101 <sub>B</sub>	4:1
OP[3:0]	WCK:CK Ratio	RL Set 0	RL Set 1	RL Set 2	nRBTP																																																																									
0000 <sub>B</sub>	2:1	6	6	6	0																																																																									
0001 <sub>B</sub>	2:1	9	10	10	0																																																																									
0010 <sub>B</sub>	2:1	13	13	14	0																																																																									
0011 <sub>B</sub>	2:1	16	16	20	2																																																																									
0100 <sub>B</sub>	2:1	20	20	24	3																																																																									
0101 <sub>B</sub>	2:1	24	24	28	4																																																																									
0000 <sub>B</sub>	4:1	3	3	3	0																																																																									
0001 <sub>B</sub>	4:1	5	5	5	0																																																																									
0010 <sub>B</sub>	4:1	7	7	7	0																																																																									
0011 <sub>B</sub>	4:1	8	8	10	1																																																																									
0100 <sub>B</sub>	4:1	10	10	12	2																																																																									
0101 <sub>B</sub>	4:1	12	12	14	2																																																																									
All others are RFU																																																																														
RL and nRBTP (Link ECC on case, DVFSC disabled, Enhanced DVFSC disable)																																																																														
<table><tr><th>OP[3:0]</th><th>WCK:CK Ratio</th><th>RL Set 0</th><th>RL Set 1</th><th>nRBTP</th></tr><tr><td>0110<sub>B</sub></td><td>4:1</td><td>12</td><td>13</td><td>2</td></tr><tr><td>0111<sub>B</sub></td><td>4:1</td><td>13</td><td>14</td><td>2</td></tr><tr><td>1000<sub>B</sub></td><td>4:1</td><td>15</td><td>16</td><td>3</td></tr><tr><td>1001<sub>B</sub></td><td>4:1</td><td>17</td><td>18</td><td>4</td></tr><tr><td>1010<sub>B</sub></td><td>4:1</td><td>18</td><td>20</td><td>4</td></tr><tr><td>1011<sub>B</sub></td><td>4:1</td><td>19</td><td>21</td><td>4</td></tr><tr><td>1100<sub>B</sub></td><td>4:1</td><td>23</td><td>24</td><td>6</td></tr><tr><td>1101<sub>B</sub></td><td>4:1</td><td>26</td><td>28</td><td>6</td></tr></table>	OP[3:0]	WCK:CK Ratio	RL Set 0	RL Set 1	nRBTP	0110 <sub>B</sub>	4:1	12	13	2	0111 <sub>B</sub>	4:1	13	14	2	1000 <sub>B</sub>	4:1	15	16	3	1001 <sub>B</sub>	4:1	17	18	4	1010 <sub>B</sub>	4:1	18	20	4	1011 <sub>B</sub>	4:1	19	21	4	1100 <sub>B</sub>	4:1	23	24	6	1101 <sub>B</sub>	4:1	26	28	6																																	
OP[3:0]	WCK:CK Ratio	RL Set 0	RL Set 1	nRBTP																																																																										
0110 <sub>B</sub>	4:1	12	13	2																																																																										
0111 <sub>B</sub>	4:1	13	14	2																																																																										
1000 <sub>B</sub>	4:1	15	16	3																																																																										
1001 <sub>B</sub>	4:1	17	18	4																																																																										
1010 <sub>B</sub>	4:1	18	20	4																																																																										
1011 <sub>B</sub>	4:1	19	21	4																																																																										
1100 <sub>B</sub>	4:1	23	24	6																																																																										
1101 <sub>B</sub>	4:1	26	28	6																																																																										
All others are RFU																																																																														

Table 65 — MR2 Register Definition (Cont'd)

Function	Register Type	Operand	Data	Notes						
nWR (Write recovery)	Write-only	OP[7:4]	Refer to Table 66	1,2,3						
<p>NOTE 1 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.</p> <p>NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0 , set point 1 and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.</p> <p>NOTE 3 The programmed value of nWR is the number of clock cycles the LPDDR5-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled.</p> <p>NOTE 4 Some Operating features can affect Read Latency: (Link ECC off case)</p> <table><tr><th>Feature</th><th>Description</th></tr><tr><td>1</td><td>Byte Mode</td></tr><tr><td>2</td><td>Read DBI and/or Read Data Copy</td></tr></table> <p>RL Set 0 applies when no features are enabled RL Set 1 applies when one feature is enabled (1 or 2) RL Set 2 applies when two features are enabled</p> <p>NOTE 5 RL Set 1 applies when the device is byte-mode. (Link ECC on case)</p>					Feature	Description	1	Byte Mode	2	Read DBI and/or Read Data Copy
Feature	Description									
1	Byte Mode									
2	Read DBI and/or Read Data Copy									

## 6.3.1 Mode Register Definition (cont'd)

Table 66 — nWR Latency

MR2 OP[7:4]	WCK:CK Ratio	Data Rate Range [Mbps]		CK Frequency Range [MHz]		nWR								Unit
		Lower Limit (>)	Upper Limit (≤)	Lower Limit (>)	Upper Limit (≤)	x16 w/o DVFSC w/o Write Link ECC	x8 w/o DVFSC w/o Write Link ECC	x16 w/o DVFSC w Write Link ECC	x8 w/o DVFSC w Write Link ECC	x16 w DVFSC w/o Write Link ECC	x8 w DVFSC w/o Write Link ECC	x16 w Enhanced DVFSC w/o Write Link ECC	x8 w Enhanced DVFSC w/o Write Link ECC	
0000 <sub>B</sub>	2:1	40	533	10	133	5	5	N/A	N/A	6	6	6	6	nCK
0001 <sub>B</sub>	2:1	533	1067	133	267	10	10	N/A	N/A	11	12	11	12	nCK
0010 <sub>B</sub>	2:1	1067	1600	267	400	14	15	N/A	N/A	17	18	17	18	nCK
0011 <sub>B</sub>	2:1	1600	2133	400	533	19	20	N/A	N/A	N/A	N/A	22	23	nCK
0100 <sub>B</sub>	2:1	2133	2750	533	688	24	25	N/A	N/A	N/A	N/A	29	30	nCK
0101 <sub>B</sub>	2:1	2750	3200	688	800	28	29	N/A	N/A	N/A	N/A	33	35	nCK
0000 <sub>B</sub>	4:1	40	533	5	67	3	3	N/A	N/A	3	3	3	3	nCK
0001 <sub>B</sub>	4:1	533	1067	67	133	5	5	N/A	N/A	6	6	6	6	nCK
0010 <sub>B</sub>	4:1	1067	1600	133	200	7	8	N/A	N/A	9	9	9	9	nCK
0011 <sub>B</sub>	4:1	1600	2133	200	267	10	10	N/A	N/A	N/A	N/A	11	12	nCK
0100 <sub>B</sub>	4:1	2133	2750	267	344	12	13	N/A	N/A	N/A	N/A	15	15	nCK
0101 <sub>B</sub>	4:1	2750	3200	344	400	14	15	N/A	N/A	N/A	N/A	17	18	nCK
0110 <sub>B</sub>	4:1	3200	3733	400	467	16	17	18	19	N/A	N/A	N/A	N/A	nCK
0111 <sub>B</sub>	4:1	3733	4267	467	533	19	20	21	22	N/A	N/A	N/A	N/A	nCK
1000 <sub>B</sub>	4:1	4267	4800	533	600	21	22	23	24	N/A	N/A	N/A	N/A	nCK
1001 <sub>B</sub>	4:1	4800	5500	600	688	24	25	27	28	N/A	N/A	N/A	N/A	nCK
1010 <sub>B</sub>	4:1	5500	6000	688	750	26	28	29	31	N/A	N/A	N/A	N/A	nCK
1011 <sub>B</sub>	4:1	6000	6400	750	800	28	29	31	32	N/A	N/A	N/A	N/A	nCK
1100 <sub>B</sub>	4:1	6400	7500	800	937.5	32	34	36	38	N/A	N/A	N/A	N/A	nCK
1101 <sub>B</sub>	4:1	7500	8533	937.5	1066.5	37	39	41	43	N/A	N/A	N/A	N/A	nCK

### 6.3.1 Mode Register Definition (cont'd)

**Table 67 — MR3 Register Information (MA[7:0] = 03H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD	WLS	BK/BG ORG		PDDS		

**Table 68 — MR3 Definition**

Function	Register Type	Operand	Data	Notes						
PDDS (Pull-Down Drive Strength)	Read /Write	OP[2:0]	000 <sub>B</sub> : RFU 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 (default) 111 <sub>B</sub> : Reserved	1,2,3						
BK/BG ORG (Bank/Bank Group Organization)		OP[4:3]	00 <sub>B</sub> : BG Mode 01 <sub>B</sub> : 8B Mode 10 <sub>B</sub> : 16B Mode 11 <sub>B</sub> : Reserved	2,3,5,6						
WLS (Write Latency Set)		OP[5]	0 <sub>B</sub> : Write Latency Set “A” (default) 1 <sub>B</sub> : Write Latency Set “B”	2,3						
DBI-RD (DBI-Read select)		OP[6]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Read DBI-DC Enabled	2,3						
DBI-WR (DBI-Write select)		OP[7]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Write DBI-DC Enabled	2,3,4						
NOTE 1 All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.										
NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.										
NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.										
NOTE 4 Masked Write must use DBI DC only. For more details concerning masked writes with DBI enabled, refer to 7.4.10 for information on data bus inversion.										
NOTE 5 16B Mode with DVFSC enabled can support up to 1600Mbps (≤1600Mbps). Please refer to Table 12.										
NOTE 6 The supported operation data rate for each Bank/Bank Group Organization is as follows.										
<table><tr><th>Device Type (MR8 OP[1:0])</th><th>Bank Organization Support</th></tr><tr><td>00<sub>B</sub>: LPDDR5</td><td>- BG Mode for more than 3200 Mbps (&gt;3200 Mbps). - 8B Mode for all data rate range. -16B Mode for equal or less than 3200 Mbps (≤3200 Mbps).</td></tr><tr><td>01<sub>B</sub>: LPDDR5X</td><td>- BG Mode for more than 3200 Mbps (&gt;3200 Mbps). -16B Mode for equal or less than 3200 Mbps (≤3200 Mbps).</td></tr></table>					Device Type (MR8 OP[1:0])	Bank Organization Support	00 <sub>B</sub> : LPDDR5	- BG Mode for more than 3200 Mbps (>3200 Mbps). - 8B Mode for all data rate range. -16B Mode for equal or less than 3200 Mbps (≤3200 Mbps).	01 <sub>B</sub> : LPDDR5X	- BG Mode for more than 3200 Mbps (>3200 Mbps). -16B Mode for equal or less than 3200 Mbps (≤3200 Mbps).
Device Type (MR8 OP[1:0])	Bank Organization Support									
00 <sub>B</sub> : LPDDR5	- BG Mode for more than 3200 Mbps (>3200 Mbps). - 8B Mode for all data rate range. -16B Mode for equal or less than 3200 Mbps (≤3200 Mbps).									
01 <sub>B</sub> : LPDDR5X	- BG Mode for more than 3200 Mbps (>3200 Mbps). -16B Mode for equal or less than 3200 Mbps (≤3200 Mbps).									
NOTE 7 The LPDDR5X SDRAM does not support 8B Mode. If the MR8 OP[1:0] is 01 <sub>B</sub> :LPDDR5X SDRAM, MR3 OP[4:3] shall be set to 00 <sub>B</sub> : BG Mode or 10 <sub>B</sub> : 16B Mode.										

### 6.3.1 Mode Register Definition (cont'd)

Table 69 — MR4 Register Information (MA[7:0] = 04H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	ZQ Initiator	ZQUF	RM				

Table 70 — MR4 definition

Function	Register Type	Operand	Data	Notes
Refresh Multiplier (RM)	Read-only	OP[4:0]	00000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded 00001 <sub>B</sub> : 8x 00010 <sub>B</sub> : 6x 00011 <sub>B</sub> : 4x 00100 <sub>B</sub> : 3.3x 00101 <sub>B</sub> : 2.5x 00110 <sub>B</sub> : 2.0x 00111 <sub>B</sub> : 1.7x 01000 <sub>B</sub> : 1.3x 01001 <sub>B</sub> : 1x 01010 <sub>B</sub> : 0.7x 01011 <sub>B</sub> : 0.5x 01100 <sub>B</sub> : 0.25x, no de-rating 01101 <sub>B</sub> : 0.25x, with de-rating 01110 <sub>B</sub> : 0.125x, no de-rating 01111 <sub>B</sub> : 0.125x, with de-rating 11111 <sub>B</sub> : SDRAM High temperature operating limit exceeded All others are reserved.	1,2,3,4,6,7
ZQUF (ZQ Update Flag)		OP[5]	0 <sub>B</sub> : No change in calibration code since previous ZQ Latch command 1 <sub>B</sub> : Calibration code has changed since previous ZQ Latch command	8
ZQ Initiator		OP[6]	0 <sub>B</sub> : Not a Initiator die 1 <sub>B</sub> : Initiator die for ZQ Calibration purposes	9,10
TUF (Temperature Update Flag)		OP[7]	0 <sub>B</sub> : No change in OP[4:0] since last MR4 read 1 <sub>B</sub> : Change in OP[4:0] since last MR4 read (default)	5,6,7
<p>NOTE 1 The refresh rate for each MR4-OP[4:0] setting applies to tREFI, tREFIpb, and tREFW. OP[4:0]= 01001<sub>B</sub> corresponds to a device temperature of 85 °C. Other values require either a longer (1.3x, 8x) refresh interval at lower temperatures, or a shorter (0.7x, 0.125x) refresh interval at higher temperatures. If OP[4:0] is from 01010<sub>B</sub> to 11111<sub>B</sub>, the device temperature is greater than 85 °C.</p> <p>NOTE 2 At higher temperatures (&gt;85°C), AC timing derating may be required. If derating is required, the LPDDR5-SDRAM will set OP[4:0]= 01101<sub>B</sub> or 01111<sub>B</sub>. See derating timing requirements in Table 406.</p> <p>NOTE 3 DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.</p> <p>NOTE 4 The device may not operate properly when OP[4:0]=00000<sub>B</sub> or 11111<sub>B</sub>.</p> <p>NOTE 5 When OP[7]=1, the refresh rate reported in OP[4:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.</p> <p>NOTE 6 OP[4:0] bits are indicated the latest Refresh Rate whenever OP[7]=1<sub>B</sub>.</p> <p>NOTE 7 See 7.6.12 for information on the recommended frequency of reading MR4.</p> <p>NOTE 8 After Power up initialization and reset sequence have been completed ZQUF MR4 OP[5] indicate 0<sub>B</sub>.</p> <p>NOTE 9 In command-based calibration mode, ZQCal Start commands only need to be issued to the ZQ Initiator die or dice to maintain accurate calibration. ZQCal Start commands received by non-ZQ Initiator die will be ignored. All die which share ZQ resources with a ZQ Initiator die that receives a valid ZQCal Start command will be calibrated. ZQCal Latch commands may be issued to each of these die after tZQCAL4, tZQCAL8 or tZQCAL16 has been met.</p> <p>NOTE 10 LPDDR5 packages with more than one ZQ pin may include more than one ZQ Initiator die.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 71 — MR5 Register Information (MA[7:0] = 05<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
LPDDR5 Manufacturer ID							

**Table 72 — MR5 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Manufacturer ID	Read-only	OP[7:0]	See JEP166, LPDDR5 Manufacturer ID Codes	

**Table 73 — MR6 Register Information (MA[7:0] = 06<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-1							

**Table 74 — MR6 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Revision ID-1	Read-only	OP[7:0]	00000000 <sub>B</sub> : A-version 00000001 <sub>B</sub> : B-version	1
NOTE 1 MR6 is vendor specific.				

**Table 75 — MR7 Register Information (MA[7:0] = 07<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-2							

**Table 76 — MR7 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Revision ID-2	Read-only	OP[7:0]	00000000 <sub>B</sub> : A-version 00000001 <sub>B</sub> : B-version	1
NOTE 1 MR7 is vendor specific.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 77 — MR8 Register Information (MA[7:0] = 08<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO Width		Density				Type	

**Table 78 — MR8 Definition**

Function	Register Type	Operand	Data	Notes
Type	Read-only	OP[1:0]	00 <sub>B</sub> : S32 (32n pre-fetch/8Banks), S16 SDRAM (16n pre-fetch/4Banks 4Bank Groups), S16 SDRAM (16n pre-fetch /16 Banks) 01 <sub>B</sub> : LPDDR5X SDRAM All Others: Reserved	
Density		OP[5:2]	0000 <sub>B</sub> : 2Gb 0001 <sub>B</sub> : 3Gb 0010 <sub>B</sub> : 4Gb 0011 <sub>B</sub> : 6Gb 0100 <sub>B</sub> : 8Gb 0101 <sub>B</sub> : 12Gb 0110 <sub>B</sub> : 16Gb 0111 <sub>B</sub> : 24Gb 1000 <sub>B</sub> : 32Gb All Others: Reserved	
IO Width		OP[7:6]	00 <sub>B</sub> : x16 01 <sub>B</sub> : x8 All Others: Reserved	

**Table 79 — MR9 Register Information (MA[7:0] = 09<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specific Test Register							

**Table 80 — MR9 Definition**

Function	Register Type	Operand	Data	Notes
Vendor Specific Test Register	Write-only	OP[7:0]	Vendor Specific	1
NOTE 1 Only 00 <sub>H</sub> should be written to this register.				



### 6.3.1 Mode Register Definition (cont'd)

**Table 81 — MR10 Register Information (MA [7:0] = 0A<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RDQS PST		RDQS PRE-1		WCK PST		RDQS PRE-2	RPST Mode

**Table 82 — MR10 Definition**

Function	Register Type	Operand	Data	Notes
RDQS Post-amble mode	Write-only	OP[0]	0B: Toggle Mode (default) 1B: Static Mode	1,2,3
RDQS PRE-2 (RD Pre-amble Length)		OP[1]	0B: Follow MR10 OP[5:4] (default) 1B: Ignore MR10 OP[5:4], and Static : tRDQS_PRE+2*tWCK, Toggle : 2*tWCK	1,2,3,6,8
WCK PST (WCK Post-amble Length)		OP[3:2]	00B: 2.5*tWCK (default) 01B: 4.5*tWCK 10B: 6.5*tWCK 11B: Reserved	1,2,3,4,5
RDQS PRE-1 (RD Pre-amble Length)		OP[5:4]	00B: Static:4*tWCK,Toggle:0 (Default) 01B: Static:2*tWCK,Toggle:2*tWCK 10B: Static:0,Toggle:4*tWCK 11B: Static:tRDQS_PRE, Toggle:4*tWCK	1,2,3,6,7
RDQS PST (RD Post-amble Length)		OP[7:6]	00B: 0.5*tWCK (Default) 01B: 2.5*tWCK 10B: 4.5*tWCK 11B: Reserved	1,2,3,4
NOTE 1 All units are tWCK.				
NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.				
NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.				
NOTE 4 tWCKPST length should be larger than tRPST length.				
NOTE 5 WCK PST OP[3:2] applies to both read and write operation timing as same setting.				
NOTE 6 OP[5:4]=11B can be supported over 3200Mbps operation and tRDQS_PRE is Min 2*tWCK and Max 4*tWCK.				
NOTE 7 OP[5:4]=00B/01B/10B can be supported over all frequency range.				
NOTE 8 OP[1]=1B can be supported on LPDDR5X, and over 3200Mbps operation. tRDQS_PRE is Min 2*tWCK and Max 4*tWCK.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 83 — MR11 Register Information (MA[7:0] = 0B<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CS ODT OP	CA ODT			NT-ODT Enable	DQ ODT		

**Table 84 — MR11 Definition**

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die-Termination)	Read/ Write	OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
NT-ODT Enable (Non Target ODT Enable)		OP[3]	0 <sub>B</sub> : Non-Target ODT is disabled (Default) 1 <sub>B</sub> : Non-Target ODT is enabled	2,3
CA ODT (CA Bus Receiver On-Die-Termination)		OP[6:4]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
CS ODT OP (CS ODT behavior option)	Write-only	OP[7]	0 <sub>B</sub> : Basic CS ODT behavior (default) 1 <sub>B</sub> : CS ODT behavior option	2,3,4
<p>NOTE 1 All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.</p> <p>NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.</p> <p>NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.</p> <p>NOTE 4 Optional function of CS ODT OP is for LPDDR5X MR8 OP[1:0]=01<sub>B</sub> only. Therefore 0<sub>B</sub> is required to be written for LPDDR5 SDRAM: MR8 OP[1:0]=00<sub>B</sub>.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 85 — MR12 Register Information (MA[5:0] = 0C<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
VBS	V <sub>REF</sub> (CA)						

**Table 86 — MR12 Definition**

Function	Register Type	Operand	Data	Notes
V <sub>REF</sub> (CA) (V <sub>REF</sub> (CA) Setting)	Read/ Write	OP[6:0]	0000000 <sub>B</sub> : -- Thru -- 1111111 <sub>B</sub> : See Table 87	1,2,3,4, 5,7
VBS (V <sub>REF</sub> (CA) Byte Select)	Write	OP[7]	0 <sub>B</sub> : Write the V <sub>REF</sub> (CA) values to OP[6:0] for x16 device, and Byte mode device which is assigned lower byte: DQ[7:0]. 1 <sub>B</sub> : Write the V <sub>REF</sub> (CA) values to OP[6:0] for Byte mode device which is assigned upper byte: DQ[15:8].	6,7
<p>NOTE 1 This register controls the VREF(CA) levels for Frequency-Set-Point[2:0].</p> <p>NOTE 2 A read (MRR) to this register places the contents of OP[6:0] on DQ[6:0]. DQ[7] will read 0B. See 7.6.1 for more information on MRR Operation.</p> <p>NOTE 3 A write to MR12 OP[6:0] sets the internal VREF(CA) level for FSP[0] when MR16 OP[1:0]=00B, sets FSP[1] when MR16 OP[1:0]=01B or sets FSP[2] when MR16 OP[1:0]=10B. The time required for VREF(CA) to reach the set level depends on the step size from the current level to the new level. See 4.2.3 for more information on VREF(CA) training.</p> <p>NOTE 4 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address or read from with an MRR command to this address.</p> <p>NOTE 5 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.</p> <p>NOTE 6 Even if when the MRW command issues to the x16 device, writing "0" to OP[7] which is not a sticky bit is required.</p> <p>NOTE 7 Byte Mode device output each individual MR12 OP[6:0] from DQ[7:0] for lower byte device and from DQ[15:8] for upper byte device by MRR command. OP[7] controls only the MRW operation.</p>				

**Table 87 — MR12 V<sub>REF</sub>(CA) Settings**

Function	Operand	V <sub>REF</sub> Values (% of VDDQ)								Notes
V <sub>REF</sub> Settings for MR12	OP [6:0]	0000000 <sub>B</sub> :	10.0 <sup>*5</sup>	0100000 <sub>B</sub> :	26.0	1000000 <sub>B</sub> :	42.0	1100000 <sub>B</sub> :	58.0	1,2,3,4
		0000001 <sub>B</sub> :	10.5 <sup>*5</sup>	0100001 <sub>B</sub> :	26.5	1000001 <sub>B</sub> :	42.5	1100001 <sub>B</sub> :	58.5	
		0000010 <sub>B</sub> :	11.0 <sup>*5</sup>	0100010 <sub>B</sub> :	27.0	1000010 <sub>B</sub> :	43.0	1100010 <sub>B</sub> :	59.0	
		0000011 <sub>B</sub> :	11.5 <sup>*5</sup>	0100011 <sub>B</sub> :	27.5	1000011 <sub>B</sub> :	43.5	1100011 <sub>B</sub> :	59.5	
		0000100 <sub>B</sub> :	12.0 <sup>*5</sup>	0100100 <sub>B</sub> :	28.0	1000100 <sub>B</sub> :	44.0	1100100 <sub>B</sub> :	60.0	
		0000101 <sub>B</sub> :	12.5 <sup>*5</sup>	0100101 <sub>B</sub> :	28.5	1000101 <sub>B</sub> :	44.5	1100101 <sub>B</sub> :	60.5	
		0000110 <sub>B</sub> :	13.0 <sup>*5</sup>	0100110 <sub>B</sub> :	29.0	1000110 <sub>B</sub> :	45.0	1100110 <sub>B</sub> :	61.0	
		0000111 <sub>B</sub> :	13.5 <sup>*5</sup>	0100111 <sub>B</sub> :	29.5	1000111 <sub>B</sub> :	45.5	1100111 <sub>B</sub> :	61.5	
		0001000 <sub>B</sub> :	14.0 <sup>*5</sup>	0101000 <sub>B</sub> :	30.0	1001000 <sub>B</sub> :	46.0	1101000 <sub>B</sub> :	62.0	
		0001001 <sub>B</sub> :	14.5 <sup>*5</sup>	0101001 <sub>B</sub> :	30.5	1001001 <sub>B</sub> :	46.5	1101001 <sub>B</sub> :	62.5	
		0001010 <sub>B</sub> :	15.0	0101010 <sub>B</sub> :	31.0	1001010 <sub>B</sub> :	47.0	1101010 <sub>B</sub> :	63.0	
		0001011 <sub>B</sub> :	15.5	0101011 <sub>B</sub> :	31.5	1001011 <sub>B</sub> :	47.5	1101011 <sub>B</sub> :	63.5	
		0001100 <sub>B</sub> :	16.0	0101100 <sub>B</sub> :	32.0	1001100 <sub>B</sub> :	48.0	1101100 <sub>B</sub> :	64.0	
		0001101 <sub>B</sub> :	16.5	0101101 <sub>B</sub> :	32.5	1001101 <sub>B</sub> :	48.5	1101101 <sub>B</sub> :	64.5	
		0001110 <sub>B</sub> :	17.0	0101110 <sub>B</sub> :	33.0	1001110 <sub>B</sub> :	49.0	1101110 <sub>B</sub> :	65.0	
		0001111 <sub>B</sub> :	17.5	0101111 <sub>B</sub> :	33.5	1001111 <sub>B</sub> :	49.5	1101111 <sub>B</sub> :	65.5	
		0010000 <sub>B</sub> :	18.0	0110000 <sub>B</sub> :	34.0	1010000 <sub>B</sub> : (default)	50.0	1110000 <sub>B</sub> :	66.0	
		0010001 <sub>B</sub> :	18.5	0110001 <sub>B</sub> :	34.5	1010001 <sub>B</sub> :	50.5	1110001 <sub>B</sub> :	66.5	
		0010010 <sub>B</sub> :	19.0	0110010 <sub>B</sub> :	35.0	1010010 <sub>B</sub> :	51.0	1110010 <sub>B</sub> :	67.0	
		0010011 <sub>B</sub> :	19.5	0110011 <sub>B</sub> :	35.5	1010011 <sub>B</sub> :	51.5	1110011 <sub>B</sub> :	67.5	
		0010100 <sub>B</sub> :	20.0	0110100 <sub>B</sub> :	36.0	1010100 <sub>B</sub> :	52.0	1110100 <sub>B</sub> :	68.0	
		0010101 <sub>B</sub> :	20.5	0110101 <sub>B</sub> :	36.5	1010101 <sub>B</sub> :	52.5	1110101 <sub>B</sub> :	68.5	
		0010110 <sub>B</sub> :	21.0	0110110 <sub>B</sub> :	37.0	1010110 <sub>B</sub> :	53.0	1110110 <sub>B</sub> :	69.0	
		0010111 <sub>B</sub> :	21.5	0110111 <sub>B</sub> :	37.5	1010111 <sub>B</sub> :	53.5	1110111 <sub>B</sub> :	69.5	
		0011000 <sub>B</sub> :	22.0	0111000 <sub>B</sub> :	38.0	1011000 <sub>B</sub> :	54.0	1111000 <sub>B</sub> :	70.0	
		0011001 <sub>B</sub> :	22.5	0111001 <sub>B</sub> :	38.5	1011001 <sub>B</sub> :	54.5	1111001 <sub>B</sub> :	70.5	
		0011010 <sub>B</sub> :	23.0	0111010 <sub>B</sub> :	39.0	1011010 <sub>B</sub> :	55.0	1111010 <sub>B</sub> :	71.0	
		0011011 <sub>B</sub> :	23.5	0111011 <sub>B</sub> :	39.5	1011011 <sub>B</sub> :	55.5	1111011 <sub>B</sub> :	71.5	
		0011100 <sub>B</sub> :	24.0	0111100 <sub>B</sub> :	40.0	1011100 <sub>B</sub> :	56.0	1111100 <sub>B</sub> :	72.0	
		0011101 <sub>B</sub> :	24.5	0111101 <sub>B</sub> :	40.5	1011101 <sub>B</sub> :	56.5	1111101 <sub>B</sub> :	72.5	
0011110 <sub>B</sub> :	25.0	0111110 <sub>B</sub> :	41.0	1011110 <sub>B</sub> :	57.0	1111110 <sub>B</sub> :	73.0			
0011111 <sub>B</sub> :	25.5	0111111 <sub>B</sub> :	41.5	1011111 <sub>B</sub> :	57.5	1111111 <sub>B</sub> :	73.5			
NOTE 1	These values may be used for MR12 OP[6:0] to set the VREF(CA) levels in the LPDDR5-SDRAM.									
NOTE 2	The MR12 registers represents either FSP[0], FSP[1] or FSP[2]. Three frequency-set-points each for CA and CK are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.									
NOTE 3	Absolute CA VREF low level (%code * VDDQ) must be higher than or equal to 75mV for normal operation. Vref error is not included this calculation.									
NOTE 4	Absolute CA Vref high level (%code * VDDQ) must be lower than or equal to 350mV. Vref error is not included this calculation.									
NOTE 5	Vref codes from 0000000 <sub>B</sub> to 0001001 <sub>B</sub> are able to be used only for testing purpose not for normal operation. Vref accuracy are not guaranteed from 0000000 <sub>B</sub> to 0001001 <sub>B</sub> .									

### 6.3.1 Mode Register Definition (cont'd)

**Table 88 — MR13 Register Information (MA[5:0] = 0D<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Dual VDD2	CBT Mode	DMD	DMI I/O Control	RFU	VRO	Thermal Offset	

**Table 89 — MR13 Definition**

Function	Register Type	Operand	Data	Notes
Thermal Offset	Write-only	OP[1:0]	00 <sub>B</sub> : No offset, 0~5 °C gradient (default) 01 <sub>B</sub> : 5°C offset, 5~10 °C gradient 10 <sub>B</sub> : 10°C offset, 10~15 °C gradient 11 <sub>B</sub> : Reserved	
VRO (VREF Output)		OP[2]	0 <sub>B</sub> : Normal operation (default) 1 <sub>B</sub> : Output the VREF(CA) and VREF(DQ) values on DQ bits	1
DMI I/O Control (DMI input/output behavior control Mode)		OP[4]	0 <sub>B</sub> : DMI Output behavior follows MR setting Read DBI, Read Link ECC and Read Data Copy (default) 1 <sub>B</sub> : DMI outputs a valid data, if Read FIFO Command and Read DQ Calibration Command is issued when Data Mask and/or Write DBI are enabled even though Read DBI, Read Link ECC and Read Data Copy are disabled	6
DMD (Data Mask Disable)		OP[5]	0 <sub>B</sub> : Data Mask Operation Enabled (default) 1 <sub>B</sub> : Data Mask Operation Disabled	5
CBT Mode		OP[6]	0 <sub>B</sub> : CBT Training Mode 1 (default) 1 <sub>B</sub> : CBT Training Mode 2	
Dual VDD2		OP[7]	0 <sub>B</sub> : Dual VDD2 rail (1.05 V and 0.9 V) used (default) 1 <sub>B</sub> : Single 1.05 V VDD2 rail used	2,3,4
<p>NOTE 1 When set, the LPDDR5-SDRAM will output the VREF(CA) and VREF(DQ) voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR16 OP[3:2], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels and its accuracy is guaranteed at or less than 25 °C. The DQ pins used for VREF output are vendor specific.</p> <p>NOTE 2 LPDDR5 SDRAM may be powered up / initialized/ reset using either a single or dual VDD2 configuration regardless of the OP[7] setting. OP[7] shall be set based on the VDD2 configuration during initialization before normal operation. It is illegal to change OP[7] setting during normal operation. See Section “4.1.1 Voltage Ramp and Device Initialization” for additional information.</p> <p>NOTE 3 In the single VDD2 configuration (1.05V), the same voltage shall be supplied to all VDD2L and VDD2H balls.</p> <p>NOTE 4 When enabled (OP[7]=1<sub>B</sub>), MR19 OP[1:0] setting is ignored, and DRAM operates in High Speed mode.</p> <p>NOTE 5 When enabled (OP[5]=0<sub>B</sub>) data masking is enabled for the device. When disabled (OP[5]=1<sub>B</sub>), masked write command is illegal. See 7.4.10 Data Mask (DM) and Data Bus Inversion (DBI-DC) Function.</p> <p>NOTE 6 DMI I/O Control: MR13 OP[4]=1<sub>B</sub> is optional. Refer to vendor's data sheet. The feature of DMI input/output behavior control Mode is defined at Read DQ Calibration and WCK - DQ (FIFO) training section.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 90 — MR14 Register Information (MA[7:0] = 0E<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
VDLC	V <sub>REF</sub> (DQ[7:0])						

**Table 91 — MR14 Definition**

Function	Register Type	Operand	Data	Notes
V <sub>REF</sub> (DQ[7:0]) (V <sub>REF</sub> (DQ[7:0]) Setting)	Read/ Write	OP[6:0]	0000000 <sub>B</sub> : -- Thru -- 1111111 <sub>B</sub> : See Table 92	1,2,3,4,5
VDLC (V <sub>REF</sub> DQ Lower byte copy)		OP[7]	X16 device only 0 <sub>B</sub> : V <sub>REF</sub> (DQ[15:8]) follow MR15 OP[6:0] code (default) 1 <sub>B</sub> : V <sub>REF</sub> (DQ[15:8]) follow MR14 OP[6:0] code Byte Mode device ignores OP[7]	6,7
NOTE 1 This register controls the V <sub>REF</sub> (DQ[7:0]) levels for Frequency-Set-Point[2:0].				
NOTE 2 A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See 7.6.1 for more information on MRR Operation.				
NOTE 3 A write to OP[6:0] sets the internal V <sub>REF</sub> (DQ[7:0]) level for FSP[0] when MR16 OP[1:0]=00 <sub>B</sub> , sets FSP[1] when MR16 OP[1:0]=01 <sub>B</sub> or sets FSP[2] when MR16 OP[1:0]=10 <sub>B</sub> . The time required for V <sub>REF</sub> (DQ[7:0]) to reach the set level depends on the step size from the current level to the new level. See 4.2.4 for more information on V <sub>REF</sub> (DQ) training.				
NOTE 4 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address or read from with an MRR command to this address.				
NOTE 5 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.				
NOTE 6 When OP[7] is 1 <sub>B</sub> , MR14 MRR will return V <sub>REF</sub> (DQ[15:8]) and MR15 MRR value is undefined. To verify the V <sub>REF</sub> code, please refer to Table 92 for MR14 OP[6:0].				
NOTE 7 Byte mode device doesn't support VDLC function. SOC need to set MR14 and MR15 to individual devices.				

### 6.3.1 Mode Register Definition (cont'd)

Table 92 — MR14 V<sub>REF</sub>(DQ[7:0]) Settings

Function	Operand	V <sub>REF</sub> Values (% of V <sub>DDQ</sub> )								Notes
V <sub>REF</sub> Settings for MR14	OP [6:0]	0000000 <sub>B</sub> :	10.0 <sup>*5</sup>	0100000 <sub>B</sub> :	26.0	1000000 <sub>B</sub> :	42.0	1100000 <sub>B</sub> :	58.0	1,2,3,4,5, 6
		0000001 <sub>B</sub> :	10.5 <sup>*5</sup>	0100001 <sub>B</sub> :	26.5	1000001 <sub>B</sub> :	42.5	1100001 <sub>B</sub> :	58.5	
		0000010 <sub>B</sub> :	11.0 <sup>*5</sup>	0100010 <sub>B</sub> :	27.0	1000010 <sub>B</sub> :	43.0	1100010 <sub>B</sub> :	59.0	
		0000011 <sub>B</sub> :	11.5 <sup>*5</sup>	0100011 <sub>B</sub> :	27.5	1000011 <sub>B</sub> :	43.5	1100011 <sub>B</sub> :	59.5	
		0000100 <sub>B</sub> :	12.0 <sup>*5</sup>	0100100 <sub>B</sub> :	28.0	1000100 <sub>B</sub> :	44.0	1100100 <sub>B</sub> :	60.0	
		0000101 <sub>B</sub> :	12.5 <sup>*5</sup>	0100101 <sub>B</sub> :	28.5	1000101 <sub>B</sub> :	44.5	1100101 <sub>B</sub> :	60.5	
		0000110 <sub>B</sub> :	13.0 <sup>*5</sup>	0100110 <sub>B</sub> :	29.0	1000110 <sub>B</sub> :	45.0	1100110 <sub>B</sub> :	61.0	
		0000111 <sub>B</sub> :	13.5 <sup>*5</sup>	0100111 <sub>B</sub> :	29.5	1000111 <sub>B</sub> :	45.5	1100111 <sub>B</sub> :	61.5	
		0001000 <sub>B</sub> :	14.0 <sup>*5</sup>	0101000 <sub>B</sub> :	30.0	1001000 <sub>B</sub> :	46.0	1101000 <sub>B</sub> :	62.0	
		0001001 <sub>B</sub> :	14.5 <sup>*5</sup>	0101001 <sub>B</sub> :	30.5	1001001 <sub>B</sub> :	46.5	1101001 <sub>B</sub> :	62.5	
		0001010 <sub>B</sub> :	15.0	0101010 <sub>B</sub> :	31.0	1001010 <sub>B</sub> :	47.0	1101010 <sub>B</sub> :	63.0	
		0001011 <sub>B</sub> :	15.5	0101011 <sub>B</sub> :	31.5	1001011 <sub>B</sub> :	47.5	1101011 <sub>B</sub> :	63.5	
		0001100 <sub>B</sub> :	16.0	0101100 <sub>B</sub> :	32.0	1001100 <sub>B</sub> :	48.0	1101100 <sub>B</sub> :	64.0	
		0001101 <sub>B</sub> :	16.5	0101101 <sub>B</sub> :	32.5	1001101 <sub>B</sub> :	48.5	1101101 <sub>B</sub> :	64.5	
		0001110 <sub>B</sub> :	17.0	0101110 <sub>B</sub> :	33.0	1001110 <sub>B</sub> :	49.0	1101110 <sub>B</sub> :	65.0	
		0001111 <sub>B</sub> :	17.5	0101111 <sub>B</sub> :	33.5	1001111 <sub>B</sub> :	49.5	1101111 <sub>B</sub> :	65.5	
		0010000 <sub>B</sub> :	18.0	0110000 <sub>B</sub> :	34.0	1010000 <sub>B</sub> : (default)	50.0	1110000 <sub>B</sub> :	66.0	
		0010001 <sub>B</sub> :	18.5	0110001 <sub>B</sub> :	34.5	1010001 <sub>B</sub> :	50.5	1110001 <sub>B</sub> :	66.5	
		0010010 <sub>B</sub> :	19.0	0110010 <sub>B</sub> :	35.0	1010010 <sub>B</sub> :	51.0	1110010 <sub>B</sub> :	67.0	
		0010011 <sub>B</sub> :	19.5	0110011 <sub>B</sub> :	35.5	1010011 <sub>B</sub> :	51.5	1110011 <sub>B</sub> :	67.5	
		0010100 <sub>B</sub> :	20.0	0110100 <sub>B</sub> :	36.0	1010100 <sub>B</sub> :	52.0	1110100 <sub>B</sub> :	68.0	
		0010101 <sub>B</sub> :	20.5	0110101 <sub>B</sub> :	36.5	1010101 <sub>B</sub> :	52.5	1110101 <sub>B</sub> :	68.5	
		0010110 <sub>B</sub> :	21.0	0110110 <sub>B</sub> :	37.0	1010110 <sub>B</sub> :	53.0	1110110 <sub>B</sub> :	69.0	
		0010111 <sub>B</sub> :	21.5	0110111 <sub>B</sub> :	37.5	1010111 <sub>B</sub> :	53.5	1110111 <sub>B</sub> :	69.5	
		0011000 <sub>B</sub> :	22.0	0111000 <sub>B</sub> :	38.0	1011000 <sub>B</sub> :	54.0	1111000 <sub>B</sub> :	70.0	
		0011001 <sub>B</sub> :	22.5	0111001 <sub>B</sub> :	38.5	1011001 <sub>B</sub> :	54.5	1111001 <sub>B</sub> :	70.5	
		0011010 <sub>B</sub> :	23.0	0111010 <sub>B</sub> :	39.0	1011010 <sub>B</sub> :	55.0	1111010 <sub>B</sub> :	71.0	
		0011011 <sub>B</sub> :	23.5	0111011 <sub>B</sub> :	39.5	1011011 <sub>B</sub> :	55.5	1111011 <sub>B</sub> :	71.5	
		0011100 <sub>B</sub> :	24.0	0111100 <sub>B</sub> :	40.0	1011100 <sub>B</sub> :	56.0	1111100 <sub>B</sub> :	72.0	
		0011101 <sub>B</sub> :	24.5	0111101 <sub>B</sub> :	40.5	1011101 <sub>B</sub> :	56.5	1111101 <sub>B</sub> :	72.5	
		0011110 <sub>B</sub> :	25.0	0111110 <sub>B</sub> :	41.0	1011110 <sub>B</sub> :	57.0	1111110 <sub>B</sub> :	73.0	
		0011111 <sub>B</sub> :	25.5	0111111 <sub>B</sub> :	41.5	1011111 <sub>B</sub> :	57.5	1111111 <sub>B</sub> :	73.5	

**Table 92 — MR14 VREF(DQ[7:0]) Settings (cont'd)**

NOTE 1	These values may be used for MR14 OP[6:0] to set the $V_{REF}(DQ[7:0])$ levels in the LPDDR5-SDRAM.
NOTE 2	The MR14 registers represents either FSP[0], FSP[1] or FSP[2]. Three frequency-set-points each for DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.
NOTE 3	Absolute DQ[7:0] Vref low level (%code * VDDQ) must be higher than or equal to 75 mV for normal operation. Vref error is not include this calculation.
NOTE 4	Absolute DQ[7:0] Vref high level (%code * VDDQ) must be lower than or equal to 350mV when WCK is less than or equal to 1600 MHz. Absolute DQ[7:0] Vref high level (%code * VDDQ) must be lower than or equal to 225 mV when WCK is higher than 1600 MHz and less than or equal to 3200 MHz. Absolute DQ[7:0] Vref high level (%code * VDDQ) must be lower than or equal to 180mV when WCK is higher than 3200 MHz. VREF error including a receiver offset and a training error is not included this calculation. Higher VREF level code can be used for testing and training purposes.
NOTE 5	Absolute DQ[7:0] Vref high level (%code * VDDQ) must be lower than or equal to 300 mV regardless of WCK frequency when Enhanced DVFS is enabled.
NOTE 6	VREF codes from 0000000 <sub>B</sub> to 0001001 <sub>B</sub> are able to be used only for testing purpose not for normal operation. VREF accuracy are not guaranteed from 0000000 <sub>B</sub> to 0001001 <sub>B</sub> .

**Table 93 — MR15 Register Information (MA[6:0] = 0F<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
OCC	$V_{REF}(DQ[15:8])$						

**Table 94 — MR15 Definition**

Function	Register Type	Operand	Data	Notes
$V_{REF}(DQ[15:8])$ ( $V_{REF}(DQ[15:8])$ Setting)	Read/ Write	OP[6:0]	0000000 <sub>B</sub> : -- Thru -- 1111111 <sub>B</sub> : See Table 95	1,2,3, 4,5,6
Offset Calibration Control (OCC)	Write- Only	OP[7]	0 <sub>B</sub> : Offset calibration disable(default) 1 <sub>B</sub> : Offset calibration enable	7
NOTE 1 This register controls the $V_{REF}(DQ[15:8])$ levels for Frequency-Set-Point[2:0].				
NOTE 2 A read (MRR) to this register places the contents of OP[7:0] on DQ[15:8]. Any RFU bits and unused DQ's shall be set to '0'. See 7.6.1 for more information on MRR Operation.				
NOTE 3 A write to OP[6:0] sets the internal $V_{REF}(DQ[15:8])$ level for FSP[0] when MR16 OP[1:0]=00 <sub>B</sub> , sets FSP[1] when MR16 OP[1:0]=01 <sub>B</sub> or sets FSP[2] when MR16 OP[1:0]=10 <sub>B</sub> . The time required for $V_{REF}(DQ[15:8])$ to reach the set level depends on the step size from the current level to the new level. See 4.2.4 for more information on $V_{REF}(DQ)$ training.				
NOTE 4 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address or read from with an MRR command to this address.				
NOTE 5 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.				
NOTE 6 MR15 MRR value is undefined when MR14 OP[7] is 1 <sub>B</sub> . When MR14 OP[7] is 1 <sub>B</sub> , $V_{REF}(DQ[15:8])$ can be read from MR14.				
NOTE 7 This Offset Calibration Control (OCC) bit is valid only when MR8 OP[1:0]=01 <sub>B</sub> (LPDDR5X SDRAM).				



### 6.3.1 Mode Register Definition (cont'd)

Table 95 — OP[6:0] VREF(DQ[15:8]) Settings

Function	Operand	V <sub>REF</sub> Values (% of V <sub>DDQ</sub> )								Notes
V <sub>REF</sub> Settings for MR15	OP [6:0]	0000000 <sub>B</sub> :	10.0 <sup>*5</sup>	0100000 <sub>B</sub> :	26.0	1000000 <sub>B</sub> :	42.0	1100000 <sub>B</sub> :	58.0	1,2,3,4,5, 6
		0000001 <sub>B</sub> :	10.5 <sup>*5</sup>	0100001 <sub>B</sub> :	26.5	1000001 <sub>B</sub> :	42.5	1100001 <sub>B</sub> :	58.5	
		0000010 <sub>B</sub> :	11.0 <sup>*5</sup>	0100010 <sub>B</sub> :	27.0	1000010 <sub>B</sub> :	43.0	1100010 <sub>B</sub> :	59.0	
		0000011 <sub>B</sub> :	11.5 <sup>*5</sup>	0100011 <sub>B</sub> :	27.5	1000011 <sub>B</sub> :	43.5	1100011 <sub>B</sub> :	59.5	
		0000100 <sub>B</sub> :	12.0 <sup>*5</sup>	0100100 <sub>B</sub> :	28.0	1000100 <sub>B</sub> :	44.0	1100100 <sub>B</sub> :	60.0	
		0000101 <sub>B</sub> :	12.5 <sup>*5</sup>	0100101 <sub>B</sub> :	28.5	1000101 <sub>B</sub> :	44.5	1100101 <sub>B</sub> :	60.5	
		0000110 <sub>B</sub> :	13.0 <sup>*5</sup>	0100110 <sub>B</sub> :	29.0	1000110 <sub>B</sub> :	45.0	1100110 <sub>B</sub> :	61.0	
		0000111 <sub>B</sub> :	13.5 <sup>*5</sup>	0100111 <sub>B</sub> :	29.5	1000111 <sub>B</sub> :	45.5	1100111 <sub>B</sub> :	61.5	
		0001000 <sub>B</sub> :	14.0 <sup>*5</sup>	0101000 <sub>B</sub> :	30.0	1001000 <sub>B</sub> :	46.0	1101000 <sub>B</sub> :	62.0	
		0001001 <sub>B</sub> :	14.5 <sup>*5</sup>	0101001 <sub>B</sub> :	30.5	1001001 <sub>B</sub> :	46.5	1101001 <sub>B</sub> :	62.5	
		0001010 <sub>B</sub> :	15.0	0101010 <sub>B</sub> :	31.0	1001010 <sub>B</sub> :	47.0	1101010 <sub>B</sub> :	63.0	
		0001011 <sub>B</sub> :	15.5	0101011 <sub>B</sub> :	31.5	1001011 <sub>B</sub> :	47.5	1101011 <sub>B</sub> :	63.5	
		0001100 <sub>B</sub> :	16.0	0101100 <sub>B</sub> :	32.0	1001100 <sub>B</sub> :	48.0	1101100 <sub>B</sub> :	64.0	
		0001101 <sub>B</sub> :	16.5	0101101 <sub>B</sub> :	32.5	1001101 <sub>B</sub> :	48.5	1101101 <sub>B</sub> :	64.5	
		0001110 <sub>B</sub> :	17.0	0101110 <sub>B</sub> :	33.0	1001110 <sub>B</sub> :	49.0	1101110 <sub>B</sub> :	65.0	
		0001111 <sub>B</sub> :	17.5	0101111 <sub>B</sub> :	33.5	1001111 <sub>B</sub> :	49.5	1101111 <sub>B</sub> :	65.5	
		0010000 <sub>B</sub> :	18.0	0110000 <sub>B</sub> :	34.0	1010000 <sub>B</sub> : (default)	50.0	1110000 <sub>B</sub> :	66.0	
		0010001 <sub>B</sub> :	18.5	0110001 <sub>B</sub> :	34.5	1010001 <sub>B</sub> :	50.5	1110001 <sub>B</sub> :	66.5	
		0010010 <sub>B</sub> :	19.0	0110010 <sub>B</sub> :	35.0	1010010 <sub>B</sub> :	51.0	1110010 <sub>B</sub> :	67.0	
		0010011 <sub>B</sub> :	19.5	0110011 <sub>B</sub> :	35.5	1010011 <sub>B</sub> :	51.5	1110011 <sub>B</sub> :	67.5	
		0010100 <sub>B</sub> :	20.0	0110100 <sub>B</sub> :	36.0	1010100 <sub>B</sub> :	52.0	1110100 <sub>B</sub> :	68.0	
		0010101 <sub>B</sub> :	20.5	0110101 <sub>B</sub> :	36.5	1010101 <sub>B</sub> :	52.5	1110101 <sub>B</sub> :	68.5	
		0010110 <sub>B</sub> :	21.0	0110110 <sub>B</sub> :	37.0	1010110 <sub>B</sub> :	53.0	1110110 <sub>B</sub> :	69.0	
		0010111 <sub>B</sub> :	21.5	0110111 <sub>B</sub> :	37.5	1010111 <sub>B</sub> :	53.5	1110111 <sub>B</sub> :	69.5	
		0011000 <sub>B</sub> :	22.0	0111000 <sub>B</sub> :	38.0	1011000 <sub>B</sub> :	54.0	1111000 <sub>B</sub> :	70.0	
		0011001 <sub>B</sub> :	22.5	0111001 <sub>B</sub> :	38.5	1011001 <sub>B</sub> :	54.5	1111001 <sub>B</sub> :	70.5	
		0011010 <sub>B</sub> :	23.0	0111010 <sub>B</sub> :	39.0	1011010 <sub>B</sub> :	55.0	1111010 <sub>B</sub> :	71.0	
		0011011 <sub>B</sub> :	23.5	0111011 <sub>B</sub> :	39.5	1011011 <sub>B</sub> :	55.5	1111011 <sub>B</sub> :	71.5	
		0011100 <sub>B</sub> :	24.0	0111100 <sub>B</sub> :	40.0	1011100 <sub>B</sub> :	56.0	1111100 <sub>B</sub> :	72.0	
		0011101 <sub>B</sub> :	24.5	0111101 <sub>B</sub> :	40.5	1011101 <sub>B</sub> :	56.5	1111101 <sub>B</sub> :	72.5	
		0011110 <sub>B</sub> :	25.0	0111110 <sub>B</sub> :	41.0	1011110 <sub>B</sub> :	57.0	1111110 <sub>B</sub> :	73.0	
		0011111 <sub>B</sub> :	25.5	0111111 <sub>B</sub> :	41.5	1011111 <sub>B</sub> :	57.5	1111111 <sub>B</sub> :	73.5	

**Table 95 — OP[6:0] VREF(DQ[15:8]) Settings (cont'd)**

NOTE 1	These values may be used for MR15 OP[6:0] to set the $V_{REF}(DQ[15:8])$ levels in the LPDDR5 SDRAM.
NOTE 2	The MR15 registers represents either FSP[0], FSP[1] or FSP[2]. Three frequency-set-points each for DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.
NOTE 3	Absolute DQ[15:8] Vref low level (%code * VDDQ) must be higher than or equal to 75 mV for normal operation. Vref error is not include this calculation.
NOTE 4	Absolute DQ[15:8] Vref high level (%code * VDDQ) must be lower than or equal to 350 mV when WCK is less than or equal to 1600 MHz. Absolute DQ[15:8] Vref high level (%code * VDDQ) must be lower than or equal to 225 mV when WCK is higher than 1600 MHz and less than or equal to 3200 MHz. Absolute DQ[15:8] Vref high level (%code * VDDQ) must be lower than or equal to 180mV when WCK is higher than 3200 MHz. VREF error including a receiver offset and a training error is not included this calculation. Higher VREF level code can be used for testing and training purposes.
NOTE 5	Absolute DQ[15:8] Vref high level (%code * VDDQ) must be lower than or equal to 300mV regardless of WCK frequency when Enhanced DVFS is enabled.
NOTE 6	$V_{REF}$ codes from 0000000 <sub>B</sub> to 0001001 <sub>B</sub> are able to be used only for testing purpose not for normal operation. $V_{REF}$ accuracy are not guaranteed from 0000000 <sub>B</sub> to 0001001 <sub>B</sub> .

**Table 96 — MR16 Register Information (MA[5:0] = 10<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CBT-Phase	VRCG	CBT		FSP-OP		FSP-WR	

**Table 97 — MR16 Definition**

Function	Register Type	Operand	Data	Notes
FSP-WR (Frequency Set Point Write Enable)	Write/ Read	OP[1:0]	00 <sub>B</sub> : Frequency-Set-Point [0] (default) 01 <sub>B</sub> : Frequency-Set-Point [1] 10 <sub>B</sub> : Frequency-Set-Point [2] 11 <sub>B</sub> : Reserved	1
FSP-OP (Frequency Set Point Operation Mode)		OP[3:2]	00 <sub>B</sub> : Frequency-Set-Point [0] (default) 01 <sub>B</sub> : Frequency-Set-Point [1] 10 <sub>B</sub> : Frequency-Set-Point [2] 11 <sub>B</sub> : Reserved	2
CBT (Command Bus Training)		OP[5:4]	00 <sub>B</sub> : Normal Operation (default) 01 <sub>B</sub> : Command Bus Training Mode Enabled FSP0 10 <sub>B</sub> : Command Bus Training Mode Enabled FSP1 11 <sub>B</sub> : Command Bus Training Mode Enabled FSP2	3
VRCG (VREF Current Generator)		OP[6]	0 <sub>B</sub> : Normal Operation (default) 1 <sub>B</sub> : VREF Fast Response (high current) mode	4
CBT-Phase		OP[7]	0 <sub>B</sub> : DQ outputs CA pattern latched by CK rising edge (default) 1 <sub>B</sub> : DQ outputs CA pattern latched by CK falling edge	
NOTE 1	FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as $V_{REF}(CA)$ Setting, $V_{REF}(DQ)$ Setting. For more information, refer to 7.6.3.			
NOTE 2	FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as $V_{REF}(CA)$ Setting, $V_{REF}(DQ)$ Setting. For more information, refer to 7.6.3.			
NOTE 3	A write to set OP[5:4]= 01 <sub>B</sub> , 10 <sub>B</sub> or 11 <sub>B</sub> causes the LPDDR5-SDRAM to enter the Command Bus Training mode. When OP[5:4]= 01 <sub>B</sub> , 10 <sub>B</sub> or 11 <sub>B</sub> , commands are ignored and the contents of CA[6:0] are mapped to the DQ bus. See 4.2.2 for more information.			
NOTE 4	When OP[6]=1 <sub>B</sub> , the VREF circuit uses a high-current mode to improve VREF settling time.			

### 6.3.1 Mode Register Definition (cont'd)

**Table 98 — MR17 Register Information (MA[5:0] = 11<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
x8ODTD Upper	x8ODTD Lower	ODTD-CA	ODTD-CS	ODTD-CK	SOC ODT		

**Table 99 — MR17 Definition**

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)	Read /Write	OP[2:0]	000 <sub>B</sub> : Disable (default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3,6
ODTD-CK (CK ODT termination)		OP[3]	0 <sub>B</sub> : ODTD-CK Enable 1 <sub>B</sub> : ODTD-CK Disable (default)	2,3,4
ODTD-CS (CS ODT termination)		OP[4]	0 <sub>B</sub> : ODTD-CS Enable RZQ/3 1 <sub>B</sub> : ODTD-CS Disable (default)	2,3,5,7,8
ODTD-CA (CA ODT termination)		OP[5]	0 <sub>B</sub> : ODTD-CA Enable 1 <sub>B</sub> : ODTD-CA Disable (default)	2,3,4
X8 ODTD Lower (CA/CS/CK ODT termination disable, Lower Byte select)		OP[6]	x8 per ch. only, Lower Byte selected Device 0 <sub>B</sub> : ODTD-CA/CS/CK follows MR17 OP[5], OP[4], OP[3] & MR11 OP[6:4] (default) 1 <sub>B</sub> : ODTD-CA/CS/CK Disabled	7
X8 ODTD Upper (CA/CS/CK ODT termination disable, Upper Byte select)		OP[7]	x8 per ch. only, Upper Byte selected Device 0 <sub>B</sub> : ODTD-CA/CS/CK follows MR17 OP[5], OP[4], OP[3] & MR11 OP[6:4] (default) 1 <sub>B</sub> : ODTD-CA/CS/CK Disabled	7
NOTE 1 All values are “typical”.				
NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.				
NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.				
NOTE 4 To ensure proper operation in a multi-rank configuration, when CA, CK ODT is enabled via MR11 OP[6:4], MR17 OP[3] and OP[5], the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self-refresh, Self-refresh Power-down, Active Power-down and Idle Power-down.				
NOTE 5 To ensure proper operation in a multi-rank configuration, when CS is enabled via MR17 OP[4], the rank providing ODT will continue to terminate in all DRAM states except Idle Power-down, Active Power-down, Self-refresh Power-down and Deep Sleep Mode. CS ODT state goes OFF ignoring MRS ODT state after Power-Down Entry is issued and returns to MRS ODT state with Power-Down Exit.				
NOTE 6 DRAM Pull-up driver strength is controlled by OP[2:0] SOC ODT setting when DQ termination is disabled.				
NOTE 7 DRAM will ignore all CS ODT settings, and CS will remain unterminated at all times, when MR21 OP[3] = 0 <sub>B</sub> .				
NOTE 8 In LPDDR5, CS ODT value is RZQ/3. In LPDDR5X, CS ODT value is determined by MR19 OP[7:6].				

### 6.3.1 Mode Register Definition (cont'd)

**Table 100 — MR18 Register Information (MA[7:0] = 12<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CKR	WCK2CK Leveling	RFU	WCK ON	WCK_FM	WCK ODT		

**Table 101 — MR18 Definition**

Function	Register Type	Operand	Data	Notes
WCK ODT	Write-only	OP[2:0]	000 <sub>B</sub> : ODT disable (default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,4
WCK FM (WCK Frequency Mode)		OP[3]	0 <sub>B</sub> : Low frequency mode (default) 1 <sub>B</sub> : High frequency mode	1,2,5
WCK ON (WCK always ON mode)		OP[4]	0 <sub>B</sub> : WCK Always On Mode disabled (Default) 1 <sub>B</sub> : WCK Always On Mode enabled	1,2
WCK2CK Leveling		OP[6]	0 <sub>B</sub> : WCK2CK Leveling Mode Disable (default) 1 <sub>B</sub> : WCK2CK Leveling Mode Enable	
CKR (WCK to CK frequency ratio)		OP[7]	0 <sub>B</sub> : 4:1 ratio 1 <sub>B</sub> : 2:1 ratio (default)	1,2,3
<p>NOTE 1 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.</p> <p>NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The SDRAM will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the SDRAM, and may be changed without affecting SDRAM operation.</p> <p>NOTE 3 CKR 2:1 can support up to 3200Mbps.</p> <p>NOTE 4 The SDRAM will continue to terminate WCK in all states, if termination is enabled by MR18 OP[2:0].</p> <p>NOTE 5 tWCK2DQ AC parameters can be changed by MR18 OP[3]. Refer to tWCK2DQ AC parameter table. WCK single-ended mode (MR20 OP[3:2]) can be allowed during Low frequency mode only.</p>				

### 6.3.1 Mode Register Definition (cont'd)

Table 102 — MR19 Register Information (MA[5:0] = 13<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CS ODT		WCK2DQ OSC FM support	WCK2DQ OSC FM	DVFSQ		DVFSC	

Table 103 — MR19 Definition

Function	Register Type	Operand	Data	Notes
DVFSC (VDD2 Dynamic Voltage and Frequency Scaling Core)	Write- only	OP[1:0]	00 <sub>B</sub> : High Speed mode (only VDD2H: 1.05V rail) (default) 01 <sub>B</sub> : Low Speed mode: DVFSC mode (use VDD2L: 0.9V rail) 10 <sub>B</sub> : Low Speed mode: Enhanced DVFSC mode (use VDD2L: 0.9V rail) 11 <sub>B</sub> : RFU	1,2,7,8,9
DVFSQ (VDDQ Dynamic Voltage and Frequency Scaling VDDQ)		OP[3:2]	00 <sub>B</sub> : VDDQ = 0.5V (default) 01 <sub>B</sub> : VDDQ = 0.3V All others: reserved	1,2,3
WCK2DQ OSC FM		OP[4]	0 <sub>B</sub> : WCK2DQ oscillator for WCK low frequency mode (default) 1 <sub>B</sub> : WCK2DQ oscillator for WCK high frequency mode	1,2,4,5
WCK2DQ OSC FM support	Read- only	OP[5]	0 <sub>B</sub> : WCK2DQ OSC FM not supported 1 <sub>B</sub> : WCK2DQ OSC FM supported	
CS ODT (CS termination)	Read /Write	OP[7:6]	00 <sub>B</sub> : RZQ/3 (default) 01 <sub>B</sub> : RZQ/2 10 <sub>B</sub> : RZQ/1 11 <sub>B</sub> : RFU	1,2,6
<p>NOTE 1 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address or read from with an MRR command to this address.</p> <p>NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1 and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.</p> <p>NOTE 3 When DVFSQ OP[3:2] is 01<sub>B</sub>, DRAM will turn off all ODT DQ, CS, CA, CK and WCK as well as DQ NT-ODT will turn off regardless of MR setting about ODT and NT-ODT.</p> <p>NOTE 4 In the case of MR19 OP[5]=0<sub>B</sub> (LPDDR5 WCK2DQ OSC FM not supported), MR19 OP[4] is "don't care" and WCK2DQ OSC follows MR18 OP[3] WCK Frequency Mode.</p> <p>NOTE 5 When operating in WCK low frequency mode (MR18 OP[3]=0<sub>B</sub>), WCK2DQ oscillator for WCK high frequency mode (MR19 OP[4]=1<sub>B</sub>) can be enabled and vice versa.</p> <p>NOTE 6 OP[7:6] can be supported on LPDDR5X, and all values are "typical".</p> <p>NOTE 7 MR19 OP[1:0]=00<sub>B</sub> or 01<sub>B</sub> is allowed when MR41 OP[2:1]=00<sub>B</sub>.</p> <p>NOTE 8 MR19 OP[1:0]=00<sub>B</sub> or 10<sub>B</sub> is allowed when MR41 OP[2:1]=01<sub>B</sub>.</p> <p>NOTE 9 MR19 OP[1:0]=00<sub>B</sub>, 01<sub>B</sub> or 10<sub>B</sub> is allowed when MR41 OP[2:1]=10<sub>B</sub>.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 104 — MR20 Register Information (MA[7:0] = 14<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RDC DQ mode	RDC DMI mode	MRWDU	MRWDL	WCK mode		RDQS	

**Table 105 — MR20 Definition**

Function	Register Type	Operand	Data	Notes
RDQS (Read DQS)	Write-only	OP[1:0]	00 <sub>B</sub> : RDQS_t and RDQS_c disabled 01 <sub>B</sub> : RDQS_t enabled and RDQS_c disabled (default) 10 <sub>B</sub> : RDQS_t and RDQS_c enabled 11 <sub>B</sub> : RDQS_t disabled and RDQS_c enabled	1,2,3, 6,7,9
WCK mode		OP[3:2]	00 <sub>B</sub> : differential (default) 01 <sub>B</sub> : single-ended from WCK_t 10 <sub>B</sub> : single-ended from WCK_c 11 <sub>B</sub> : reserved	1,2,4, 5,8
MRWDL (Mode Register Write Disable Lower byte)		OP[4]	0 <sub>B</sub> : Lower Byte MRW is enabled (default) 1 <sub>B</sub> : Lower Byte MRW is disabled	10
MRWDU (Mode Register Write Disable Upper byte)		OP[5]	0 <sub>B</sub> : Upper Byte MRW is enabled (default) 1 <sub>B</sub> : Upper Byte MRW is disabled	10
RDC DMI mode		OP[6]	In Read DQ Calibration, DMI output pattern is controlled as: 0 <sub>B</sub> : DMI pattern will be decided by MR33/34 (default) 1 <sub>B</sub> : DMI pattern will be low-fixed	
RDC DQ mode		OP[7]	In Read DQ Calibration, DQ output pattern is controlled by MR33/34 (pattern) and MR31/32 (per-bit control), where, MR31/32 function is defined as: 0 <sub>B</sub> : MR31/32 decides whether “invert” or not. (default) 1 <sub>B</sub> : MR31/32 decides whether “low-fix” or not.	
NOTE 1	There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.			
NOTE 2	There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.			
NOTE 3	WCK clocking generates RDQS_t and RDQS_c.			
NOTE 4	When MR20 OP[3:2]= 01 <sub>B</sub> , WCK_t is used as WCK timing, and WCK_c should be maintained at a valid logic level.			
NOTE 5	When MR20 OP[3:2]= 10 <sub>B</sub> , WCK_c is used as WCK timing, and WCK_t should be maintained at a valid logic level			
NOTE 6	When MR20 OP[1:0]= 01 <sub>B</sub> , RDQS_t is used as RDQS timing, and RDQS_c should be Hi-Z state.			
NOTE 7	When MR20 OP[1:0]= 11 <sub>B</sub> , RDQS_c is used as RDQS timing, and RDQS_t should be Hi-Z state.			
NOTE 8	When MR20 OP[3:2]= 01 <sub>B</sub> , WCK_t polarity is the same as WCK_t in MR20 OP[3:2]=00 <sub>B</sub> , and when MR20 OP[3:2]= 10 <sub>B</sub> , WCK_c polarity is the same as WCK_c in MR20 OP[3:2]=00 <sub>B</sub> .			
NOTE 9	When MR20 OP[1:0]= 01 <sub>B</sub> , RDQS_t polarity is the same as RDQS_t in MR20 OP[1:0]=10 <sub>B</sub> , and when MR20 OP[1:0]= 11 <sub>B</sub> , RDQS_c polarity is the same as RDQS_c in MR20 OP[1:0]=10 <sub>B</sub> .			
NOTE 10	This MR setting is not valid to a standard X16 die.			

### 6.3.1 Mode Register Definition (cont'd)

**Table 106 — MR21 Register Information (MA[7:0] = 15<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WXS	WXFE	RDCFE	WDCFE	ODTD-CSFS	WXFS	RDCFS	WDCFS

**Table 107 — MR21 Definition**

Function	Register Type	Operand	Data	Notes
WDCFS (WRITE Data Copy Function Support)	Read-only	OP[0]	0 <sub>B</sub> : LPDDR5 WRITE data copy function not supported 1 <sub>B</sub> : LPDDR5 WRITE data copy function supported	4
RDCFS (READ Data Copy Function Support)		OP[1]	0 <sub>B</sub> : LPDDR5 READ data copy function not supported 1 <sub>B</sub> : LPDDR5 READ data copy function supported	4
WXFS (Write X Function Support)		OP[2]	0 <sub>B</sub> : LPDDR5 Write-X function not supported 1 <sub>B</sub> : LPDDR5 Write-X function supported	4
ODTD-CSFS (ODTD-CS Function Support)		OP[3]	0 <sub>B</sub> : LPDDR5 ODTD-CS function not supported 1 <sub>B</sub> : LPDDR5 ODTD-CS function supported	4
WDCFE (WRITE Data Copy Function Enable)	Write-only	OP[4]	0 <sub>B</sub> : LPDDR5 WRITE data copy function disable (default) 1 <sub>B</sub> : LPDDR5 WRITE data copy function enable	1
RDCFE (READ Data Copy Function Enable)		OP[5]	0 <sub>B</sub> : LPDDR5 READ data copy function disable (default) 1 <sub>B</sub> : LPDDR5 READ data copy function enable	2
WXFE (Write X Function Enable)		OP[6]	0 <sub>B</sub> : LPDDR5 write-X function disable (default) 1 <sub>B</sub> : LPDDR5 write-X function enable	3
WXS (Selection function of data to be written by Write X)	Read-only	OP[7]	0 <sub>B</sub> : Data to be written is "0" only. 1 <sub>B</sub> : Data to be written can be selected with "0" and "1 and Byte control"	4
NOTE 1 MR21 OP[4] is "don't care" in case of MR21 OP[0]=0 <sub>B</sub> (LPDDR5 WRITE data copy function not supported).				
NOTE 2 MR21 OP[5] is "don't care" in case of MR21 OP[1]=0 <sub>B</sub> (LPDDR5 READ data copy function not supported).				
NOTE 3 MR21 OP[6] is "don't care" in case of MR21 OP[2]=0 <sub>B</sub> (LPDDR5 write-X function not supported).				
NOTE 4 Data Copy function, Write X and ODTD-CS function are optional. Refer to vendor's data sheet.				

Segment	OP[n]	Segment Mask	2 Gb	3 Gb	4 Gb	6 Gb	8 Gb	12 Gb	16 Gb	24 Gb	32 Gb	
			R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14	R17:R15	R17:R15	
0	0	xxxxxx1							000 <sub>B</sub>			
1	1	xxxxxx1x							001 <sub>B</sub>			
2	2	xxxxx1xx							010 <sub>B</sub>			
3	3	xxxx1xxx							011 <sub>B</sub>			
4	4	xxx1xxxx							100 <sub>B</sub>			
5	5	xx1xxxxx							101 <sub>B</sub>			
6	6	x1xxxxxx	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	
7	7	1xxxxxxx	111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>			
NOTE 1	This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.											
NOTE 2	For 3 Gb, 6 Gb, 12 Gb, and 24 Gb densities, OP[7:6] must always be LOW (=00 <sub>B</sub> ).											



### 6.3.1 Mode Register Definition (cont'd)

**Table 114 — MR24 Register Information (MA[5:0]=18H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DFES	DFE Quantity for Upper Byte (DFEQU)			Read DCA support	DFE Quantity for Lower Byte (DFEQL)		

**Table 115 — MR24 Definition**

Function	Register Type	Operand	Data	Notes
DFE Quantity for Lower Byte (DFEQL)	Write Only	OP[2:0]	000 <sub>B</sub> : DFE disabled (Default) 001 <sub>B</sub> : Minimum negative feedback quantity : : 111 <sub>B</sub> : Maximum negative feedback quantity	1,2,3,4,5,6
Read DCA support	Read-Only	OP[3]	0 <sub>B</sub> : Read DCA not supported 1 <sub>B</sub> : Read DCA supported	
DFE Quantity for Upper Byte (DFEQU)	Write Only	OP[6:4]	000 <sub>B</sub> : DFE disabled (Default) 001 <sub>B</sub> : Minimum negative feedback quantity : : 111 <sub>B</sub> : Maximum negative feedback quantity	1,2,3,4,5,6
DFE support (DFES)	Read Only	OP[7]	0 <sub>B</sub> : DFE is not supported 1 <sub>B</sub> : DFE is supported	
NOTE 1 DFE quantity is in Table 329 and Table 330.				
NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address or read from with an MRR command to this address.				
NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.				
NOTE 4 000 <sub>B</sub> means DFE disabled when per-pin DFE is disabled, and zero negative feedback quantity when per-pin DFE is enabled.				
NOTE 5 LPDDR5(MR8 OP[1:0]=00 <sub>B</sub> ) supports 3 step DFE only. LPDDR5X(MR8 OP[1:0]=01 <sub>B</sub> ) supports 3 step DFE or 7 step DFE. DFE quantities from 100 <sub>B</sub> to 111 <sub>B</sub> are valid for 7 step DFE only.				
NOTE 6 LPDDR5X SDRAM (MR8 OP[1:0]=01 <sub>B</sub> ) supports either 3-step or 7-step DFE quantity. Refer to vendor's data sheet for detail.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 116 — MR25 Register Information (MA[7:0] = 19<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Optimized Refresh mode	PARC	CA Inputs TERM	CK Pair TERM	RFU			

**Table 117 — MR25 Definition**

Function	Register Type	Operand	Data	Notes
CK Pair TERM (Other Shared dies' CK ODT Info)	Write-only	OP[4]	0 <sub>B</sub> : All ranks sharing CK Pair are un-terminated (default) 1 <sub>B</sub> : One of ranks sharing CK Pair are terminated	1,2
CA Inputs TERM (Other Shared dies' CA ODT Info)		OP[5]	0 <sub>B</sub> : All ranks sharing CA Inputs are un-terminated (default) 1 <sub>B</sub> : One of ranks sharing CA Inputs are terminated	1,2
PARC (Partial Array Refresh Control)		OP[6]	0 <sub>B</sub> : PARC disable (default) 1 <sub>B</sub> : PARC enable	3,4
Optimized Refresh mode		OP[7]	0 <sub>B</sub> : Optimized Refresh mode disabled 1 <sub>B</sub> : Optimized Refresh mode enabled (default)	5,6
NOTE 1 MR25 OP[5]/[4] is set to notify CA/CK ODT status of other shared dies.				
NOTE 2 When CK and CA ODT status is different from each other (ex. CK termination, CA un-termination) and MR25 OP[5] is disabled, the un-terminated CA input buffer uses the fixed level reference voltage (TBD).				
NOTE 3 MR23 PASR Segment Mask is applied to PARC (Partial Array Refresh Control)) operation if PARC enabled.				
NOTE 4 Refer to 7.5.5 for LPDDR5 PASR descriptions.				
NOTE 5 When LPDDR5 SDRAM does not support Optimized Refresh mode (MR0 OP[3]=0 <sub>B</sub> ), MR25 OP[7] is don't care. In case of MR0 OP[3]=0 <sub>B</sub> or MR25 OP[7]=0 <sub>B</sub> , Refresh operation needs to follow the refresh requirement which is defined in 7.5.2 Refresh Requirement.				
NOTE 6 SoC which does not support the optimized refresh mode can use SDRAM without changing MR OP[7] to 0 <sub>B</sub> , if the SoC follows the defines in 7.5.2 Refresh Requirement.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 118 — MR26 Register Information (MA[7:0] = 1Ah)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RDQSTFE	RDQSTFS	DCMU1	DCMU0	DCML1	DCML0	DCM Flip	DCM Start/Stop

**Table 119 — MR26 Definition**

Function	Register Type	Operand	Data	Notes
DCM_Start/Stop	Write-only	OP[0]	0 <sub>B</sub> : Stop (default) 1 <sub>B</sub> : Start	
Flip inputs to cancel offset(DCM_Flip)		OP[1]	0 <sub>B</sub> : No flip (default) 1 <sub>B</sub> : Flip	
Duty cycle result for lower byte when DCM Flip=0 (DCML0)	Read-only	OP[2]	0 <sub>B</sub> : High duty cycle < 50% for lower byte 1 <sub>B</sub> : High duty cycle ≥ 50% for lower byte	
Duty cycle result for lower byte when DCM Flip=1 (DCML1)		OP[3]	0 <sub>B</sub> : High duty cycle < 50% for lower byte 1 <sub>B</sub> : High duty cycle ≥ 50% for lower byte	
Duty cycle result for upper byte when DCM Flip=0 (DCMU0)		OP[4]	0 <sub>B</sub> : High duty cycle < 50% for upper byte 1 <sub>B</sub> : High duty cycle ≥ 50% for upper byte	
Duty cycle result for upper byte when DCM Flip=1 (DCMU1)		OP[5]	0 <sub>B</sub> : High duty cycle < 50% for upper byte 1 <sub>B</sub> : High duty cycle ≥ 50% for upper byte	
RD/WR-based WCK-RDQS_t Training mode support (RDQSTFS)	Read-only	OP[6]	0 <sub>B</sub> : SDRAM does not support RD/WR-based WCK-RDQS_t Training mode 1 <sub>B</sub> : SDRAM supports RD/WR-based WCK-RDQS_t Training mode	
RD/WR-based WCK-RDQS_t Training mode Enable (RDQSTFE)	Write-only	OP[7]	0 <sub>B</sub> : SDRAM does not support RD/WR-based WCK-RDQS_t Training Disable (Default) 1 <sub>B</sub> : SDRAM supports RD/WR-based WCK-RDQS_t Training Enable	

### 6.3.1 Mode Register Definition (cont'd)

**Table 120 — MR27 Register Information (MA[7:0] = 1B<sub>II</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RAAMULT		RAAIMT					RFM

**Table 121 — MR27 Definition**

Function	Register Type	Operand	Data	Notes
RFM (RFM Required)	Read-only	OP[0]	0 <sub>B</sub> : RFM not required 1 <sub>B</sub> : RFM required	1
RAAIMT (Rolling Accumulated ACT Initial Management Threshold)		OP[5:1]	00000 <sub>B</sub> : Invalid 00001 <sub>B</sub> : 8 00010 <sub>B</sub> : 16 .... (step +8) 11110 <sub>B</sub> : 240 11111 <sub>B</sub> : 248	1
RAAMULT (Rolling Accumulated ACT Multiplier )		OP[7:6]	00 <sub>B</sub> : 2X 01 <sub>B</sub> : 4X 10 <sub>B</sub> : 6X 11 <sub>B</sub> : 8X	1,2
NOTE 1 Vendor programmed, no need to periodical read.				
NOTE 2 RAAMMT = RAAMULT * RAAIMT				

### 6.3.1 Mode Register Definition (cont'd)

**Table 122 — MR28 Register Information (MA[7:0] = 1C<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		ZQ Mode	RFU	ZQ Interval		ZQ Stop	ZQ Reset

**Table 123 — MR28 Definition**

Function	Register Type	Operand	Data	Notes
ZQ Reset	Write-only	OP[0]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : ZQ Reset	1,2
ZQ Stop		OP[1]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : Background ZQ Calibration is halted after tZQSTOP	3,4
ZQ Interval		OP[3:2]	00 <sub>B</sub> : Background Cal Interval ≤32ms 01 <sub>B</sub> : Background Cal Interval ≤64ms (default) 10 <sub>B</sub> : Background Cal Interval ≤128ms 11 <sub>B</sub> : Background Cal Interval ≤256ms	5
ZQ Mode		OP[5]	0 <sub>B</sub> : Background ZQ Calibration (Default) 1 <sub>B</sub> : Command-Based ZQ Calibration	5
NOTE 1 See Table 24 for calibration latency and timing.				
NOTE 2 Asserting ZQ Reset will set the calibration values to their default setting.				
NOTE 3 When ZQ Stop is enabled, the ZQ resource is available for use by other devices. See 4.2.1.2.				
NOTE 4 In Command-Based Calibration mode ZQCal Start commands are ignored when MR28 OP[1]=1 <sub>B</sub> .				
NOTE 5 ZQ Interval and ZQ Mode MR settings are only applicable to ZQ Initiator die. These settings will be ignored by ZQ Target die				

### 6.3.1 Mode Register Definition (cont'd)

**Table 124 — MR29 Register Information (MA[7:0] = 1<sub>DH</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PPR Resource Bank 7	PPR Resource Bank 6	PPR Resource Bank 5	PPR Resource Bank 4	PPR Resource Bank 3	PPR Resource Bank 2	PPR Resource Bank 1	PPR Resource Bank 0

**Table 125 — MR29 Definition**

Function	Register Type	Operand	Data	Notes
PPR Resource Bank 7	Read-only	OP[7]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1
PPR Resource Bank 6		OP[6]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1
PPR Resource Bank 5		OP[5]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1
PPR Resource Bank 4		OP[4]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1
PPR Resource Bank 3		OP[3]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1
PPR Resource Bank 2		OP[2]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1
PPR Resource Bank 1		OP[1]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1
PPR Resource Bank 0		OP[0]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	1

NOTE 1 PPR Resources described as follows:

PPR Resource		MR29 OP[0]	MR29 OP[1]	MR29 OP[2]	MR29 OP[3]	MR29 OP[4]	MR29 OP[5]	MR29 OP[6]	MR29 OP[7]
8Bank	Bank	0	1	2	3	4	5	6	7
16bank	Bank	0, 8	1, 9	2, 10	3, 11	4, 12	5, 13	6, 14	7, 15
BG	BG	0, 2	0, 2	0, 2	0, 2	1, 3	1, 3	1, 3	1, 3
	Bank	0	1	2	3	0	1	2	3

### 6.3.1 Mode Register Definition (cont'd)

**Table 126 — MR30 Register Information (MA[5:0] = 1E<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DCA for Upper Byte (DCAU)				DCA for Lower Byte (DCAL)			

**Table 127 — MR30 Definition**

Function	Register Type	Operand	Data	Notes
DCA for Lower Byte (DCAL)	Write-only	OP[3:0]	0000 <sub>B</sub> : 0 Steps (default no adjustment) 0001 <sub>B</sub> : -1 Steps 0010 <sub>B</sub> : -2 Steps 0011 <sub>B</sub> : -3 Steps 0100 <sub>B</sub> : -4 Steps 0101 <sub>B</sub> : -5 Steps 0110 <sub>B</sub> : -6 Steps 0111 <sub>B</sub> : -7 Step 1000 <sub>B</sub> : RFU 1001 <sub>B</sub> : +1 Step 1010 <sub>B</sub> : +2 Steps 1011 <sub>B</sub> : +3 Steps 1100 <sub>B</sub> : +4 Steps 1101 <sub>B</sub> : +5 Steps 1110 <sub>B</sub> : +6 Steps 1111 <sub>B</sub> : +7 Steps	1,2,3,4,5
DCA for Upper Byte (DCAU)		OP[7:4]	0000 <sub>B</sub> : 0 Steps (default no adjustment) 0001 <sub>B</sub> : -1 Steps 0010 <sub>B</sub> : -2 Steps 0011 <sub>B</sub> : -3 Steps 0100 <sub>B</sub> : -4 Steps 0101 <sub>B</sub> : -5 Steps 0110 <sub>B</sub> : -6 Steps 0111 <sub>B</sub> : -7 Step 1000 <sub>B</sub> : RFU 1001 <sub>B</sub> : +1 Step 1010 <sub>B</sub> : +2 Steps 1011 <sub>B</sub> : +3 Steps 1100 <sub>B</sub> : +4 Steps 1101 <sub>B</sub> : +5 Steps 1110 <sub>B</sub> : +6 Steps 1111 <sub>B</sub> : +7 Steps	1,2,3,4,5
<p>NOTE 1 0001<sub>B</sub> to 0111<sub>B</sub> of bit sets will decrease the internal WCK duty cycle.</p> <p>NOTE 2 1001<sub>B</sub> to 1111<sub>B</sub> of bit sets will increase the internal WCK duty cycle.</p> <p>NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.</p> <p>NOTE 4 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The SDRAM will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the SDRAM and may be changed without affecting SDRAM operation.</p> <p>NOTE 5. With byte mode device, OP[3:0] applies lower byte device and OP[7:4] applies upper byte device. Unused operands (OP[7:4] for lower byte device and OP[3:0] for upper byte device) should be set 0<sub>B</sub> or 1<sub>B</sub> by which are ignored SDRAM though.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 128 — MR31 Register Information (MA[7:0] = 1F<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Lower-byte per-bit control Register for DQ Calibration							

**Table 129 — MR31 Definition**

Function	Register Type	Operand	Data	Notes
Lower-byte per-bit control for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:</p> <p>In DQ inversion mode (MR20[7] = 0),  0<sub>B</sub>: Do not invert  1<sub>B</sub>: Invert the DQ Calibration patterns in MR33 and MR34</p> <p>In DQ output fix0 mode (MR20[7] = 1),  0<sub>B</sub>: Do not apply low-fix  1<sub>B</sub>: Data pattern is low-fixed</p> <p>Default value for OP[7:0]=55<sub>H</sub></p>	1,2,3,4
<p>NOTE 1 This register will invert or apply low-fix for the DQ Calibration pattern found in MR33 and MR34 for any single DQ, or any combination of DQ's.  Example: In case of DQ inversion mode, If MR31 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.  In case of DQ output fix0 mode, If MR31 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be low-fixed, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be low-fixed.</p> <p>NOTE 2 DMI[0] is not inverted. DMI pattern is decided by MR33/34, where MR20[6] defines whether DMI output low-fix or not.</p> <p>NOTE 3 No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[7:6].</p> <p>NOTE 4 In case of byte mode, MR31 is valid only for lower byte selected device.</p>				

**Table 130 — MR31 Invert Register Pin Mapping**

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR31	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7



### 6.3.1 Mode Register Definition (cont'd)

**Table 131 — MR32 Register Information (MA[7:0] = 20<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Upper-byte per-bit control Register for DQ Calibration							

**Table 132 — MR32 Definition**

Function	Register Type	Operand	Data	Notes
Upper-byte per-bit control for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:</p> <p>In DQ inversion mode (MR20[7] = 0),  0<sub>B</sub>: Do not invert  1<sub>B</sub>: Invert the DQ Calibration patterns in MR33 and MR34</p> <p>In DQ output fix0 mode (MR20[7] = 1),  0<sub>B</sub>: Do not apply low-fix  1<sub>B</sub>: Data pattern is low-fixed</p> <p>Default value for OP[7:0] = 55<sub>H</sub></p>	1,2,3,4
<p>NOTE 1 This register will invert or apply low-fix for the DQ Calibration pattern found in MR33 and MR34 for any single DQ, or any combination of DQ's.  Example: In case of DQ inversion mode, If MR32OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.  In case of DQ output fix0 mode, If MR31 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be low-fixed, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be low-fixed.</p> <p>NOTE 2 DMI[1] is not inverted. DMI pattern is decided by MR33/34, where MR20[6] defines whether DMI output low-fix or not.</p> <p>NOTE 3 No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[7:6].</p> <p>NOTE 4 In case of byte mode, MR32 is valid only for upper byte selected device.</p>				

**Table 133 — MR32 Invert Register Pin Mapping**

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR32	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

### 6.3.1 Mode Register Definition (cont'd)

**Table 134 — MR33 Register Information (MA[7:0] = 21<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "A"							

**Table 135 — MR33 Definition**

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR33 + MR34	Write-only	OP[7:0]	X <sub>B</sub> : DQ Calibration Pattern A "5A <sub>H</sub> " (default)	1,2,3,4
<p>NOTE 1 Read DQ Calibration command (RDC) causes the device to return the DQ Calibration Pattern contained in this register followed by the contents of MR34. The pattern contained in MR33 is transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is issued. The pattern is transmitted serially on each data lane, is organized as "big endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR33 is 27<sub>H</sub>, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 11100100<sub>B</sub>.</p> <p>A default pattern "5A<sub>H</sub>" is loaded at power-up or RESET, or the pattern may be overwritten with an MRW to this register. The contents of MR31 and MR32 will invert the data pattern for a given DQ. See Table 129, for more information.</p> <p>NOTE 2 MR31 and MR32 may be used to invert the MR33/MR34 data patterns on the DQ pins. See Table 129 and Table 132 for more information. Data is never inverted on the DMI[1:0] pins.</p> <p>NOTE 3 The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6:5].</p> <p>NOTE 4 No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6:5].</p>				

**Table 136 — MR34 Register Information (MA[7:0] = 22<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "B"							

**Table 137 — MR34 Definition**

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR33 + MR34	Write-only	OP[7:0]	X <sub>B</sub> : DQ Calibration Pattern B "3C <sub>H</sub> " (Default)	1,2,3,4
<p>NOTE 1 Read DQ Calibration command (RDC) causes the device to return the DQ Calibration Pattern contained in MR33 and followed by the contents of this register. The pattern contained in MR34 is concatenated to the end of MR33 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is issued. The pattern is transmitted serially on each data lane, organized "big endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR33 is 27<sub>H</sub>, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 11100100<sub>B</sub>. A default pattern "3C<sub>H</sub>" is loaded at power-up or RESET, or the pattern may be overwritten with an MRW to this register. See MR33 (Table 135) for more information.</p> <p>NOTE 2 MR31 and MR32 may be used to invert the MR33/MR34 data patterns on the DQ pins. See MR31 (Table 129) and MR32 (Table 132) for more information. Data is never inverted on the DMI[1:0] pins.</p> <p>NOTE 3 The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6:5].</p> <p>NOTE 4 No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 138 — MR35 Register Information (MA[7:0] = 23<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WCK2DQI Oscillator Count - LSB							

**Table 139 — MR35 Definition**

Function	Register Type	Operand	Data	Notes
WCK2DQI Oscillator (DQ input Training WCK Oscillator)	Read-only	OP[7:0]	0 - 255 LSB DRAM WCK2DQI Oscillator Count	1,2,3,4
<p>NOTE 1 MR35 reports the LSB bits of the DRAM WCK2DQI Oscillator count. The DRAM WCK2DQI Oscillator count value is used to train WCK to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of WCK relative to DQ.</p> <p>NOTE 2 Both MR35 and MR36 must be read (MRR) and combined to get the value of the WCK2DQI Oscillator count.</p> <p>NOTE 3 A new MPC [Start WCK2DQI Oscillator] could be issued to reset the contents of MR35/MR36.</p> <p>NOTE 4 WCKDQI &amp; WCKDQO cannot be operated simultaneously.</p>				

**Table 140 — MR36 Register Information (MA[7:0] = 24<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WCK2DQI Oscillator Count - MSB							

**Table 141 — MR36 Definition**

Function	Register Type	Operand	Data	Notes
WCK2DQI Oscillator (DQ input Training WCK Oscillator)	Read-only	OP[7:0]	0 - 255 MSB DRAM WCK2DQI Oscillator Count	1,2,3,4
<p>NOTE 1 MR36 reports the MSB bits of the DRAM WCK2DQI Oscillator count. The DRAM WCK2DQI Oscillator count value is used to train WCK to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of WCK relative to DQ.</p> <p>NOTE 2 Both MR35 and MR36 must be read (MRR) and combined to get the value of the WCK2DQI Oscillator count.</p> <p>NOTE 3 A new MPC [Start WCK2DQI Oscillator] could be issued to reset the contents of MR35/MR36.</p> <p>NOTE 4 WCKDQI and WCKDQO cannot be operated simultaneously.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 142 — MR37 Register Information (MA[7:0] = 25<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WCK2DQI interval timer run time setting							

**Table 143 — MR37 Definition**

Function	Register Type	Operand	Data	Notes
WCK2DQI interval timer run time	Write/Read	OP[7:0]	<p>00000000<sub>B</sub>: WCK2DQI interval timer stop via MPC Command (Default)</p> <p>00000001<sub>B</sub>: WCK2DQI timer stops automatically at 16th clocks after timer start</p> <p>00000010<sub>B</sub>: WCK2DQI timer stops automatically at 32nd clocks after timer start</p> <p>00000011<sub>B</sub>: WCK2DQI timer stops automatically at 48th clocks after timer start</p> <p>00000100<sub>B</sub>: WCK2DQI timer stops automatically at 64th clocks after timer start</p> <p>----- Thru -----</p> <p>00111111<sub>B</sub>: WCK2DQI timer stops automatically at (63X16) the clocks after timer start</p> <p>01XXXXXX<sub>B</sub>: WCK2DQI timer stops automatically at 2048th clocks after timer start</p> <p>10XXXXXX<sub>B</sub>: WCK2DQI timer stops automatically at 4096th clocks after timer start</p> <p>11XXXXXX<sub>B</sub>: WCK2DQI timer stops automatically at 8192nd clocks after timer start</p>	1,2
<p>NOTE 1 MPC command with OP[6:0]= 10000010<sub>B</sub> (Stop WCK2DQI Interval Oscillator) stops WCK2DQI interval timer in case of MR37 OP[7:0] = 00000000<sub>B</sub>.</p> <p>NOTE 2 MPC command with OP[6:0]= 10000010<sub>B</sub> (Stop WCK2DQI Interval Oscillator) is illegal with non-zero values in MR37 OP[7:0].</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 144 — MR38 Register Information (MA[7:0] = 26<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WCK2DQO Oscillator Count - LSB							

**Table 145 — MR38 Definition**

Function	Register Type	Operand	Data	Notes
WCK2DQO Oscillator (DQ output Training WCK Oscillator)	Read-only	OP[7:0]	0 - 255 LSB DRAM WCK2DQO Oscillator Count	1,2,3
<p>NOTE 1 MR38 reports the LSB bits of the DRAM WCK2DQO Oscillator count. The DRAM WCK2DQO Oscillator count value is used to train WCK to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQ output relative to WCK.</p> <p>NOTE 2 Both MR38 and MR39 must be read (MRR) and combined to get the value of the WCK2DQO Oscillator count.</p> <p>NOTE 3 A new MPC [Start WCK2DQO Oscillator] can be issued at any time before sending MPC [Stop WCK2DQO Oscillator]. A new MPC [Start WCK2DQO Oscillator] resets the contents of MR38/MR39.</p>				

**Table 146 — MR39 Register Information (MA[7:0] = 27<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WCK2DQO Oscillator Count - MSB							

**Table 147 — MR39 Definition**

Function	Register Type	Operand	Data	Notes
WCK2DQO Oscillator (DQ output Training WCK Oscillator)	Read-only	OP[7:0]	0 - 255 MSB DRAM WCK2DQO Oscillator Count	1,2,3
<p>NOTE 1 MR39 reports the MSB bits of the DRAM WCK2DQO Oscillator count. The DRAM WCK2DQO Oscillator count value is used to train WCK to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQ output relative to WCK.</p> <p>NOTE 2 Both MR38 and MR39 must be read (MRR) and combined to get the value of the WCK2DQO Oscillator count.</p> <p>NOTE 3 A new MPC [Start WCK2DQO Oscillator] can be issued at any time before sending MPC [Stop WCK2DQO Oscillator]. A new MPC [Start WCK2DQO Oscillator] resets the contents of MR38/MR39.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 148 — MR40 Register Information (MA[7:0] = 28H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WCK2DQO interval timer run time setting							

**Table 149 — MR40 Definition**

Function	Register Type	Operand	Data	Notes
WCK2DQO interval timer run time	Write/Read	OP[7:0]	00000000 <sub>B</sub> : WCK2DQO interval timer stop via MPC Command (Default) 00000001 <sub>B</sub> : WCK2DQO timer stops automatically at 16th clocks after timer start 00000010 <sub>B</sub> : WCK2DQO timer stops automatically at 32nd clocks after timer start 00000011 <sub>B</sub> : WCK2DQO timer stops automatically at 48th clocks after timer start 00000100 <sub>B</sub> : WCK2DQO timer stops automatically at 64th clocks after timer start ----- Thru ----- 00111111 <sub>B</sub> : WCK2DQO timer stops automatically at (63X16)th clocks after timer start 01XXXXXX <sub>B</sub> : WCK2DQO timer stops automatically at 2048th clocks after timer start 10XXXXXX <sub>B</sub> : WCK2DQO timer stops automatically at 4096th clocks after timer start 11XXXXXX <sub>B</sub> : WCK2DQO timer stops automatically at 8192nd clocks after timer start	1, 2
NOTE 1 MPC command with OP[7:0]=10000100 <sub>B</sub> (Stop WCK2DQO Interval Oscillator) stops WCK2DQO interval timer in case of MR40 OP[7:0] = 00000000 <sub>B</sub> .				
NOTE 2 MPC command with OP[7:0]=10000100 <sub>B</sub> (Stop WCK2DQO Interval Oscillator) is illegal with non-zero values in MR40 OP[7:0].				

### 6.3.1 Mode Register Definition (cont'd)

**Table 150 — MR41 Register Information (MA[6:0] = 29<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
NT DQ ODT			PPRE	E-DVFSC ODT Option Support	DVFSC/E-DVFSC Support		PDFEC

**Table 151 — MR41 Definition**

Function	Register Type	Operand	Data	Notes
Per-pin DFE Control (PDFEC)	Write-Only	OP[0]	0 <sub>B</sub> : Per-pin DFE disable (default) 1 <sub>B</sub> : Per-pin DFE enable	2,3,4
DVFSC/E-DVFSC Support (DVFSC/Enhanced-DVFSC Support)	Read-Only	OP[2:1]	00 <sub>B</sub> : Only DVFSC Mode supported 01 <sub>B</sub> : Only Enhanced DVFSC Mode supported 10 <sub>B</sub> : Both DVFSC and Enhanced DVFSC Mode supported 11 <sub>B</sub> : RFU	5,6
E-DVFSC ODT Option Support (Enhanced DVFSCODT Option Support)	Read-Only	OP[3]	0 <sub>B</sub> : Enhanced DVFSC ODT option not supported 1 <sub>B</sub> : Enhanced DVFSC ODT option supported	7
PPRE	Write-Only	OP[4]	0 <sub>B</sub> : PPR Disable (default) 1 <sub>B</sub> : PPR Enable	
NT DQ ODT (Non-Target DQ Bus Receiver On-Die-Termination)		OP[7:5]	000 <sub>B</sub> : Disable 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 (default) 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3

- NOTE 1 All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address or read from with an MRR command to this address.
- NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
- NOTE 4 PDFEC bit is valid only when MR8 OP[1:0]=01<sub>B</sub>(LPDDR5X SDRAM) and MR0 OP[7]=1<sub>B</sub>(Per-pin DFE mode supported). Otherwise, MR41 OP[0] shall be set 0<sub>B</sub>.
- NOTE 5 LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>) supports DVFSC mode as mandatory feature.
- NOTE 6 MR41 OP[2:1] is only valid for LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>). LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>) shall return undefined data when MR41 OP[2:1] is read.
- NOTE 7 LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>) supports ODT for CA/CS/CK/WCK/DQ and NT-ODT under E-DVFSC mode (MR19 OP[1:0]=10<sub>B</sub>) only when MR41 OP[3]=1<sub>B</sub>. If MR41 OP[3]=0<sub>B</sub>, it is illegal to set 0<sub>B</sub> for CK ODT(MR17 OP[3]) / CS ODT (MR17 OP[4]) / CA ODT(MR17 OP[5]), 1<sub>B</sub> for NT ODT(MR11 OP[3]) and DQ ODT(MR11 OP[0:2]) / WCK ODT(MR18 OP[0:2]) should be set 000<sub>B</sub> during an E-DVFSC mode.

### 6.3.1 Mode Register Definition (cont'd)

**Table 152 — MR42 Register Information (MA[7:0] = 2A<sub>h</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PPR Key Protection							

**Table 153 — MR42 Definition**

Function	Register Type	Operand	Data	Notes
PPR Key Protection	Write-only	OP[7:0]	PPR Key Protection code	1
NOTE 1 PPR entry and exit sequence details are described in 7.7.4.				

**Table 154 — MR43 Register Information (MA[7:0] = 2B<sub>h</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBE_flag	SBEC_Rule	SBE_count					

**Table 155 — MR43 Definition**

Function	Register Type	Operand	Data	Notes
DBE_flag	Read-only	OP[7]	0 <sub>B</sub> : No double-bit errors have occurred on the DRAM interface 1 <sub>B</sub> : One or more double-bit errors have occurred on the DRAM interface	1,2,4,6
SBEC_Rule		OP[6]	0 <sub>B</sub> : Simultaneous SBE on each DQ byte and DMI are counted as one error 1 <sub>B</sub> : Simultaneous SBE on each DQ byte and DMI are independently counted	3
SBE_count		OP[5:0]	The number of times a single-bit error or errors have occurred on the DRAM interface	1,2,3,4,5
<p>NOTE 1 These bits are cleared on power-up, DRAM reset, any Power-Down Exit, and on each read of this mode register. They are also held in the cleared state whenever MR22 OP[5:4]=00<sub>b</sub>. Because time is required for the DRAM to perform the clear on reads, the delay after reading this mode register should be tMRR + tMRW (rather than simply tMRR as required on most registers).</p> <p>NOTE 2 The DRAM should disable detection &amp; recording of ECC errors during Write-FIFO commands, as these are used for training purposes and some errors are expected during training.</p> <p>NOTE 3 In a x16 DRAM device, up to 4 single-bit errors could potentially be detected in a single BL16 burst (byte 0 data SBE, byte 0 DMI SBE, byte 1 data SBE, and byte 1 DMI SBE). SBEC_Rule 0<sub>B</sub>: Any combination of these 4 simultaneous errors is considered a single SBE occurrence and would only increment the SBE_count by 1. A BL32 burst can have up to 2 such SBE occurrences and could increment the SBE_count by up to 2. In a x8 DRAM device, any simultaneous combination of data SBE and DMI SBE is considered a single SBE occurrence and would only increment the SBE_count by 1 (up to 2 in a BL32 burst). SBEC_Rule 1<sub>B</sub>: Each of the maximum 4 simultaneous errors is considered as an independent error and would increment the SBE count up to 4. A BL32 burst can have up to 8 such SBE occurrences and could increment the SBE_count by up to 8. In a x8 DRAM device, any simultaneous combination of data SBE and DMI SBE is considered an independent SBE occurrence and would only increment the SBE_count by up to 2 (up to 4 in a BL32 burst).</p> <p>NOTE 4 In x16 mode, errors from either interface byte are stored in a single register per DRAM (SBE_count would be the number of SBE occurrences on BOTH bytes &amp; DBE_flag would indicate a DBE on EITHER byte). In x8 mode, errors are stored for a single interface byte and MRR returns both copies of this register, each on its corresponding byte lane.</p> <p>NOTE 5 SBE_count should be a saturating counter.</p> <p>NOTE 6 Once set, the DBE_flag bit remains set until explicitly cleared by one of the conditions described in note 1 above.</p>				



### 6.3.1 Mode Register Definition (cont'd)

**Table 156 — MR44 Register Information (MA[7:0] = 2CH)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Data ECC Syndrome [7:0]							
S[7]	S[6]	S[5]	S[4]	S[3]	S[2]	S[1]	S[0]

**Table 157 — MR44 Definition**

Function	Register Type	Operand	Data	Notes
Data ECC Syndrome [7:0]	Read-only	OP[7:0]	Bits 7:0 of the data ECC syndrome from the most recent single-bit error	1,2,3,4,5,6
<p>NOTE 1 These bits are cleared on power-up, DRAM reset, any Power-Down Exit, and on each read of this mode register. They are also held in the cleared state whenever MR22 OP[5:4]=00<sub>B</sub>. Because time is required for the DRAM to perform the clear on reads, the delay after reading this mode register should be tMRR + tMRW (rather than simply tMRR as required on most registers).</p> <p>NOTE 2 The DRAM should disable detection &amp; recording of ECC errors during Write-FIFO commands, as these are used for training purposes and some errors are expected during training.</p> <p>NOTE 3 In x16 mode, error syndromes from either interface byte are stored in a single register per DRAM. In x8 mode, error syndromes are stored for a single interface byte and MRR returns both copies of this register, each on its corresponding byte lane.</p> <p>NOTE 4 In x16 mode, it is possible for errors to occur on both bytes simultaneously. In this rare case, only the syndrome from DQ[7:0] should be stored.</p> <p>NOTE 5 Regardless of detecting a data ECC error or a DMI ECC error, both syndromes should be stored at either error occurrence.</p> <p>NOTE 6 The error syndrome is not affected by a DBE and retains its previous value.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 158 — MR45 Register Information (MA[7:0] = 2D<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Data ECC Syndrome [8]	Error Byte Lane	DMI ECC Syndrome					
S[8]	Error Byte Lane	DS[5]	DS[4]	DS[3]	DS[2]	DS[1]	DS[0]

**Table 159 — MR45 Definition**

Function	Register Type	Operand	Data	Notes
Data ECC Syndrome[8] (S[8])	Read-only	OP[7]	Bit 8 of the data ECC syndrome from the most recent single-bit error	1,2,3,4,5,7
Error Byte Lane		OP[6]	0 <sub>B</sub> : The most recent single bit error occurred on DQ[7:0] or DMI0 1 <sub>B</sub> : The most recent single bit error occurred on DQ[15:8] or DMI1	1,2,3,4,5,6,8
DMI ECC Syndrome (DS[5:0])		OP[5:0]	The DMI ECC syndrome from the most recent single-bit error	1,2,3,4,5,7
<p>NOTE 1 These bits are cleared on power-up, DRAM reset, any Power-Down Exit, and on each read of this mode register. They are also held in the cleared state whenever MR22 OP[5:4]=00b. Because time is required for the DRAM to perform the clear on reads, the delay after reading this mode register should be tMRR + tMRW (rather than simply tMRR as required on most registers).</p> <p>NOTE 2 The DRAM should disable detection &amp; recording of ECC errors during Write-FIFO commands, as these are used for training purposes and some errors are expected during training.</p> <p>NOTE 3 In x16 mode, error syndromes from either interface byte are stored in a single register per DRAM. In x8 mode, error syndromes are stored for a single interface byte and MRR returns both copies of this register, each on its corresponding byte lane.</p> <p>NOTE 4 In x16 mode, it is possible for single-bit errors to occur on both bytes simultaneously. In this rare case, only the error syndromes and error byte lane from byte 0 (DQ[7:0] &amp; DMI0) should be stored.</p> <p>NOTE 5 Regardless of detecting a data ECC error or a DMI ECC error, <b>both</b> syndromes should be stored at either error occurrence.</p> <p>NOTE 6 In x8 mode, this bit is unused and shall always read back as 0.</p> <p>NOTE 7 These syndrome fields are not affected by a DBE and retains their previous values.</p> <p>NOTE 8 The Error Byte Lane is only updated by a SBE.</p>				

### 6.3.1 Mode Register Definition (cont'd)

Table 158 is provided to help clarify when and how each field is updated.

**Table 160 — Updating ECC Syndromes and Error Byte Lane**

Errors at Byte 0	Error at Byte 1	Syndromes (MR44 and MR45 OP[7] and OP[5:0])	Error Byte Lane (MR45 OP[6])
None	None	No Change	No Change
SBE	None	Byte 0	Byte 0
DBE	None	No Change	No Change
None	SBE	Byte 1	Byte 1
SBE	SBE	Byte 0	Byte 0
DBE	SBE	Byte 1	Byte 1
None	DBE	No Change	No Change
SBE	DBE	Byte 0	Byte 0
DBE	DBE	No Change	No Change

**Table 161 — MR46 Register Information (MA[5:0] = 2EH)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU					FIFO RDQS Training	RDQS Toggle	Enhanced RDQS

**Table 162 — MR46 definition**

Function	Register Type	Operand	Data	Notes
Enhanced RDQS (Enhanced RDQS training mode)	Write-only	OP[0]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enhanced RDQS training mode Enabled	
RDQS Toggle (RDQS toggle mode)		OP[1]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : RDQS toggle mode Enabled	
FIFO RDQS Training (WCK-RDQS_t/Parity Training)		OP[2]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : WCK-RDQS_t/Parity Training Enabled	1
NOTE 1 When MR46 OP[2] = 1 <sub>B</sub> , Write FIFO command will allow data to be written through the RDQS_t pin. The data written via the RDQS_t pin can then be read back via the DMI by a Read FIFO command.				

**Table 163 — MR47 Register Information (MA[7:0] = 2FH)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-1							

**Table 164 — MR47 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-1	Read Only	OP[7:0]	Serial ID-1	1
NOTE 1 MR47 is vendor specific.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 165 — MR48 Register Information (MA[7:0] = 30<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-2							

**Table 166 — MR48 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-2	Read Only	OP[7:0]	Serial ID-2	1
NOTE 1 MR48 is vendor specific.				

**Table 167 — MR49 Register Information (MA[7:0] = 31<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-3							

**Table 168 — MR49 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-3	Read Only	OP[7:0]	Serial ID-3	1
NOTE 1 MR49 is vendor specific				

**Table 169 — MR50 Register Information (MA[7:0] = 32<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-4							

**Table 170 — MR50 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-4	Read Only	OP[7:0]	Serial ID-4	1
NOTE 1 MR50 is vendor specific.				

**Table 171 — MR51 Register Information (MA[7:0] = 33<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-5							

**Table 172 — MR51 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-5	Read Only	OP[7:0]	Serial ID-5	1
NOTE 1 MR51 is vendor specific.				

**Table 173 — MR52 Register Information (MA[7:0] = 34<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-6							

**Table 174 — MR52 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-6	Read Only	OP[7:0]	Serial ID-6	1
NOTE 1 MR52 is vendor specific.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 175 — MR53 Register Information (MA[7:0] = 35<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-7							

**Table 176 — MR53 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-7	Read Only	OP[7:0]	Serial ID-7	1
NOTE 1 MR53 is vendor specific.				

**Table 177 — MR54 Register Information (MA[7:0] = 36<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Serial ID-8							

**Table 178 — MR54 Definition**

Function	Register Type	Operand	Data	Notes
LPDDR5 Serial ID-8	Read Only	OP[7:0]	Serial ID-8	1
NOTE 1 MR54 is vendor specific.				

**Table 179 — MR56 Register Information (MA[7:0] = 38<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

**Table 180 — MR56 Definition**

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write Only	OP[7:0]	Don't Care	1
NOTE 1 This register is reserved for testing purpose. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 181 — MR57 Register Information (MA[7:0] = 39<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ARFM		RFMSBC		RFMSB		RAADEC	

**Table 182 — MR57 Definition<sup>1,2</sup>**

Function	Register Type	Operand	Data	Notes
RAADEC (RAA Count Decrement per RFM Command)	Read- only	OP[1:0]	00 <sub>B</sub> : RAAIMT 01 <sub>B</sub> : RAAIMT*1.5 10 <sub>B</sub> : RAAIMT*2 11 <sub>B</sub> : RAAIMT*4	
RFMSB (RFM Allowable Single- Banks)		OP[3:2]	00 <sub>B</sub> : Not support Single-bank mode 01 <sub>B</sub> : Support Single-bank mode 10 <sub>B</sub> : RFU 11 <sub>B</sub> : RFU	
RFMSBC (RFM Single-Bank Counters Implemented)	Write- only	OP[5:4]	00 <sub>B</sub> : One RAA counter per two banks (1 of 8) (Default) 01 <sub>B</sub> : One RAA counter per one bank (1 of 16) 10 <sub>B</sub> : RFU 11 <sub>B</sub> : RFU	
ARFM (Adaptive RFM)		OP[7:6]	00 <sub>B</sub> : Default 01 <sub>B</sub> : Level A 10 <sub>B</sub> : Level B 11 <sub>B</sub> : Level C	
NOTE 1 If LPDDR5 SDRAM has MR57 OP[3:2]=00 <sub>B</sub> , it is not allowed to set MR57 OP[5:4]=01 <sub>B</sub> .				
NOTE 2 MR57 OP[5:4]=01 <sub>B</sub> is not supported for 8Bank mode.				

### 6.3.1 Mode Register Definition (cont'd)

**Table 183 — MR58 Register Information (MA[5:0] = 3A<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Dn Emphasis UB		DQ Up Emphasis UB		DQ Dn Emphasis LB		DQ Up Emphasis LB	

**Table 184 — MR58 Definition**

Function	Register Type	Operand	Data	Notes
DQ Up Emphasis LB (DQ pull-up pre-emphasis lower Byte)	Write- only	OP[1:0]	00 <sub>B</sub> : Disabled (Default) 01 <sub>B</sub> : Weak strength 10 <sub>B</sub> : Middle strength 11 <sub>B</sub> : Strong strength	1,2,3, 4,5,6
DQ Dn Emphasis LB (DQ pull-down pre-emphasis lower Byte)		OP[3:2]	00 <sub>B</sub> : Disabled (Default) 01 <sub>B</sub> : Weak strength 10 <sub>B</sub> : Middle strength 11 <sub>B</sub> : Strong strength	1,2,3, 4,5,6
DQ Up Emphasis UB (DQ pull-up pre-emphasis upper Byte)		OP[5:4]	00 <sub>B</sub> : Disabled (Default) 01 <sub>B</sub> : Weak strength 10 <sub>B</sub> : Middle strength 11 <sub>B</sub> : Strong strength	1,2,3, 4,5,6
DQ Dn Emphasis UB (DQ pull-down pre-emphasis upper Byte)		OP[7:6]	00 <sub>B</sub> : Disabled (Default) 01 <sub>B</sub> : Weak strength 10 <sub>B</sub> : Middle strength 11 <sub>B</sub> : Strong strength	1,2,3, 4,5,6
<p>NOTE 1 The Pre-Emphasis function apply to RDQS_t/c and DMI too, if RDQS_t/c and/or DMI output is enabled.</p> <p>NOTE 2 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.</p> <p>NOTE 3 There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.</p> <p>NOTE 4 Active MR bit which is selected by FSP-OP: MR16 OP[3:2] cannot be changed directly by MRW command except Reset and Initialization procedure.</p> <p>NOTE 5 Each MR bit can be enabled only by FSP procedure.</p> <p>NOTE 6 The pre-emphasis applies more than 6400 Mbps.</p>				

**Table 185 — MR60 Register Information (MA[7:0] = 3C<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

**Table 186 — MR60 Definition**

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write Only	OP[7:0]	Don't Care	1
<p>NOTE 1 This register is reserved for testing purpose. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.</p>				

### 6.3.1 Mode Register Definition (cont'd)

**Table 187 — MR69 Register Information (MA[5:0] = 45<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RDCAU				RDCAL			

**Table 188 — MR69 Definition**

Function	Register Type	Operand	Data	Notes
Read DCA for Lower Byte (RDCAL)	Write-only	OP[3:0]	0000 <sub>B</sub> : 0 Steps (default no adjustment) 0001 <sub>B</sub> : -1 Steps 0010 <sub>B</sub> : -2 Steps 0011 <sub>B</sub> : -3 Steps 0100 <sub>B</sub> : -4 Steps 0101 <sub>B</sub> : -5 Steps 0110 <sub>B</sub> : -6 Steps 0111 <sub>B</sub> : -7 Step 1000 <sub>B</sub> : RFU 1001 <sub>B</sub> : +1 Step 1010 <sub>B</sub> : +2 Steps 1011 <sub>B</sub> : +3 Steps 1100 <sub>B</sub> : +4 Steps 1101 <sub>B</sub> : +5 Steps 1110 <sub>B</sub> : +6 Steps 1111 <sub>B</sub> : +7 Steps	1,2,3,4,5
Read DCA for Upper Byte (RDCAU)		OP[7:4]	0000 <sub>B</sub> : 0 Steps (default no adjustment) 0001 <sub>B</sub> : -1 Steps 0010 <sub>B</sub> : -2 Steps 0011 <sub>B</sub> : -3 Steps 0100 <sub>B</sub> : -4 Steps 0101 <sub>B</sub> : -5 Steps 0110 <sub>B</sub> : -6 Steps 0111 <sub>B</sub> : -7 Step 1000 <sub>B</sub> : RFU 1001 <sub>B</sub> : +1 Step 1010 <sub>B</sub> : +2 Steps 1011 <sub>B</sub> : +3 Steps 1100 <sub>B</sub> : +4 Steps 1101 <sub>B</sub> : +5 Steps 1110 <sub>B</sub> : +6 Steps 1111 <sub>B</sub> : +7 Steps	1,2,3,4,5
<p>NOTE 1 0001<sub>B</sub> to 0111<sub>B</sub> of bit sets will decrease the internal WCK duty cycle.</p> <p>NOTE 2 1001<sub>B</sub> to 1111<sub>B</sub> of bit sets will increase the internal WCK duty cycle.</p> <p>NOTE 3. There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. Only the registers for the set point determined by the state of the FSP-WR bit (MR16 OP[1:0]) will be written to with an MRW command to this MR address.</p> <p>NOTE 4. There are three physical registers assigned to each bit of this MR parameter, designated set point 0, set point 1, and set point 2. The SDRAM will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR16 OP[3:2]). The values in the registers for the inactive set point will be ignored by the SDRAM and may be changed without affecting SDRAM operation.</p> <p>NOTE 5. With byte mode device, OP[3:0] applies lower byte device and OP[7:4] applies upper byte device. Unused operands (OP[7:4] for lower byte device and OP[3:0] for upper byte device) should be set 0<sub>B</sub> or 1<sub>B</sub> by which are ignored SDRAM though.</p>				



### 6.3.1 Mode Register Definition (cont'd)

**Table 189 — MR70 Register Information (MA[6:0] = 46H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Offset DFE Quantity for DQ3 (DFEDQ3)		Offset DFE Quantity for DQ2 (DFEDQ2)		Offset DFE Quantity for DQ1 (DFEDQ1)		Offset DFE Quantity for DQ0 (DFEDQ0)	

**Table 190 — MR70 Definition**

Function	Register Type	Operand	Data	Notes
Offset DFE Quantity for DQ0 (DFEDQ0)	Write Only	OP[1:0]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ1 (DFEDQ1)		OP[3:2]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ2 (DFEDQ2)		OP[5:4]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ3 (DFEDQ3)		OP[7:6]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
NOTE 1 DFE quantity is vender specific. Please refer to each vender specification.				
NOTE 2 Offset values are valid only when MR0 OP[7]=1 <sub>B</sub> (Per-Pin DFE mode supported) and MR41 OP[0]=1 <sub>B</sub> (Per-pin DFE enable)				

### 6.3.1 Mode Register Definition (cont'd)

**Table 191 — MR71 Register Information (MA[6:0] = 47<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Offset DFE Quantity for DQ7(DFEDQ7)		Offset DFE Quantity for DQ6 (DFEDQ6)		Offset DFE Quantity for DQ5 (DFEDQ5)		Offset DFE Quantity for DQ4 (DFEDQ4)	

**Table 192 — MR71 Definition**

Function	Register Type	Operand	Data	Notes
Offset DFE Quantity for DQ4 (DFEDQ4)	Write Only	OP[1:0]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ5 (DFEDQ5)		OP[3:2]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ6 (DFEDQ6)		OP[5:4]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ7(DFEDQ7)		OP[7:6]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
NOTE 1 DFE quantity is vender specific. Please refer to each vender specification.				
NOTE 2 Offset values are valid only when MR0 OP[7]=1 <sub>B</sub> (Per-Pin DFE mode supported) and MR41 OP[0]=1 <sub>B</sub> (Per-pin DFE enable)				

### 6.3.1 Mode Register Definition (cont'd)

**Table 193 — MR72 Register Information (MA[6:0] = 48H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Offset DFE Quantity for DQ11(DFEDQ11)		Offset DFE Quantity for DQ10 (DFEDQ10)		Offset DFE Quantity for DQ9 (DFEDQ9)		Offset DFE Quantity for DQ8 (DFEDQ8)	

**Table 194 — MR72 Definition**

Function	Register Type	Operand	Data	Notes
Offset DFE Quantity for DQ8 (DFEDQ8)	Write Only	OP[1:0]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ9 (DFEDQ9)		OP[3:2]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ10 (DFEDQ10)		OP[5:4]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ11(DFEDQ11)		OP[7:6]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
NOTE 1 DFE quantity is vender specific. Please refer to each vender specification.				
NOTE 2 Offset values are valid only when MR0 OP[7]=1 <sub>B</sub> (Per-Pin DFE mode supported) and MR41 OP[0]=1 <sub>B</sub> (Per-pin DFE enable)				

### 6.3.1 Mode Register Definition (cont'd)

**Table 195 — MR73 Register Information (MA[6:0] = 49H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Offset DFE Quantity for DQ15(DFEDQ15)		Offset DFE Quantity for DQ14 (DFEDQ14)		Offset DFE Quantity for DQ13 (DFEDQ13)		Offset DFE Quantity for DQ12 (DFEDQ12)	

**Table 196 — MR73 Definition**

Function	Register Type	Operand	Data	Notes
Offset DFE Quantity for DQ12 (DFEDQ12)	Write Only	OP[1:0]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ13 (DFEDQ13)		OP[3:2]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ14 (DFEDQ14)		OP[5:4]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DQ15(DFEDQ15)		OP[7:6]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
NOTE 1 DFE quantity is vender specific. Please refer to each vender specification.				
NOTE 2 Offset values are valid only when MR0 OP[7]=1 <sub>B</sub> (Per-Pin DFE mode supported) and MR41 OP[0]=1 <sub>B</sub> (Per-pin DFE enable)				

### 6.3.1 Mode Register Definition (cont'd)

Table 197 — MR74 Register Information (MA[6:0] = 4A<sub>h</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Offset DFE Quantity for RDQS1 (DFERDQS1)		Offset DFE Quantity for RDQS0 (DFERDQS0)		Offset DFE Quantity for DMI1 (DFEDMI1)		Offset DFE Quantity for DMI0 (DFEDMI0)	

Table 198 — MR74 Definition

Function	Register Type	Operand	Data	Notes
Offset DFE Quantity for DMI0 (DFEDMI0)	Write Only	OP[1:0]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for DMI1 (DFEDMI1)		OP[3:2]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for RDQS0 (DFERDQS0)		OP[5:4]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
Offset DFE Quantity for RDQS1 (DFERDQS1)		OP[7:6]	00 <sub>B</sub> : No offset negative feedback quantity (default) 01 <sub>B</sub> : Add 1-step offset negative feedback quantity 10 <sub>B</sub> : Add 2-step offset negative feedback quantity 11 <sub>B</sub> : Add 3-step offset negative feedback quantity	1, 2
NOTE 1 DFE quantity is vender specific. Please refer to each vender specification.				
NOTE 2 Offset values are valid only when MR0 OP[7]=1 <sub>B</sub> (Per-Pin DFE mode supported) and MR41 OP[0]=1 <sub>B</sub> (Per-pin DFE enable)				

**6.3.1 Mode Register Definition (cont'd)****Table 199 — MR75 Register Information (MA[7:0] = 4B<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	RFU	BRC (Blast-Radius Configuration)		DRFM auto precharge sampling (DRAPS)	DRFM enable (DRFE)	RFU	BRCS (BRC support)

**Table 200 — MR75 Definition**

Function	Register Type	Operand	Data	Notes
BRCS (BRC support)	Read- only	OP[0]	0 <sub>B</sub> : BRC is not supported 1 <sub>B</sub> : BRC is supported	
DRFM enable (DRFE)	Write- only	OP[2]	0 <sub>B</sub> : DRFM disable (default) 1 <sub>B</sub> : DRFM enable	
DRFM auto precharge sampling (DRAPS)		OP[3]	0 <sub>B</sub> : DRFM auto precharge sampling disable (default) 1 <sub>B</sub> : DRFM auto precharge sampling enable	
BRC (Blast-Radius Configuration)		OP[5:4]	00 <sub>B</sub> : BRC 2 (default) 01 <sub>B</sub> : BRC 3 10 <sub>B</sub> : BRC 4 11 <sub>B</sub> : RFU	

## 7 Operating

### 7.1 Truth Table

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR5 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

#### 7.1.1 Command Truth Table

Table 201 — Command Truth Table



















































SDRAM COMMAND	BK ORG (BG, 16B, 8B)	SDR CMDPIN	DDR COMMAND PINS								CK <sub>t</sub> edge	Notes
			CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6		
DESELECT (DES)	Any	L	X	X	X	X	X	X	X	X	 R1	1, 2
		X	X	X	X	X	X	X	X	X	 F1	
NO OPERATION (NOP)	Any	H	L	L	L	L	L	L	L	L	 R1	1, 2
		X	X	X	X	X	X	X	X	X	 F1	
POWER DOWN ENTRY (PDE)	Any	H	L	L	L	L	L	L	L	H	 R1	1, 2, 12
		L	X	X	X	X	X	X	X	X	 F1	
ACTIVATE-1 (ACT-1)	Any	H	H	H	H	R14	R15	R16	R17		 R1	1, 2, 3, 4
	BG		BA0	BA1	BG0	BG1						
	16B	X	BA0	BA1	BA2	BA3	R11	R12	R13		 F1	
	8B		BA0	BA1	BA2	V						
ACTIVATE-2 (ACT-2)	Any	H	H	H	L	R7	R8	R9	R10		 R1	1, 2, 4
		X	R0	R1	R2	R3	R4	R5	R6		 F1	
PRECHARGE (PRE) (Per Bank, All Banks)	Any	H	L	L	L	H	H	H	H		 R1	1, 2, 3, 5
	BG		BA0	BA1	BG0	BG1						
	16B	X	BA0	BA1	BA2	BA3	V	V	AB		 F1	
	8B		BA0	BA1	BA2	V						
PRECHARGE (PRE) (Per Bank, w/o address sample)	Any	H	L	L	L	H	H	H	H		 R1	1, 2, 3, 14
	BG		BA0	BA1	BG0	BG1						
	16B	X	BA0	BA1	BA2	BA3	V	L	L		 F1	
PRECHARGE (PRE) (Per Bank, w/ address sample)	Any	H	L	L	L	H	H	H	H		 R1	1, 2, 3, 15
	BG		BA0	BA1	BG0	BG1						
	16B	X	BA0	BA1	BA2	BA3	V	H	L		 F1	
REFRESH (REF) (Per Bank, All Banks)	Any	H	L	L	L	H	H	H	L		 R1	1, 2, 3, 5
	BG		BA0	BA1	BG0		V	V				
	16B	X	BA0	BA1	BA2	L	V	V	AB		 F1	
	8B		BA0	BA1	BA2		V	V				
RFMAb/pb	Any	H	L	L	L	H	H	H	L		 R1	1, 2, 3, 5, 16
	BG		BA0	BA1	BG0		SB0					
	16B	X	BA0	BA1	BA2	H	SB0	L	AB		 F1	
	8B		BA0	BA1	BA2		V					
DRFMpb	Any	H	L	L	L	H	H	H	L		 R1	1, 3
	BG		BA0	BA1	BG0		BG1					
	16B	X	BA0	BA1	BA2	H	BA3	H	L		 F1	

Table 201 — Command Truth Table (cont'd)

SDRAM COMMAND	BK ORG (BG, 16B, 8B)	SDR CMD PIN	DDR COMMAND PINS							CK_t edge	Notes
		CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6		
MASK WRITE (MWR)	Any	H	L	H	L	C0	C3	C4	C5	 R1	1, 2, 3, 6, 7
	BG	X	BA0	BA1	BG0	BG1	C1	C2	AP	 F1	
	16B		BA0	BA1	BA2	BA3					
	8B		BA0	BA1	BA2	V					
WRITE (WR16 or WR)	Any	H	L	H	H	C0	C3	C4	C5	 R1	1, 2, 3, 6, 7, 8
	BG	X	BA0	BA1	BG0	BG1	C1	C2	AP	 F1	
	16B		BA0	BA1	BA2	BA3					
	8B		BA0	BA1	BA2	V					
WRITE32 (WR32)	BG/16B	H	L	L	H	L	C3	C4	C5	 R1	1, 2, 3, 6, 7, 8
	BG	X	BA0	BA1	BG0	BG1	C1	C2	AP	 F1	
	16B		BA0	BA1	BA2	BA3					
READ (RD16 or RD)	Any	H	H	L	L	C0	C3	C4	C5	 R1	1, 2, 3, 6, 7, 10, 11
	BG	X	BA0	BA1	BG0	BG1	C1	C2	AP	 F1	
	16B		BA0	BA1	BA2	BA3					
	8B		BA0	BA1	BA2	B4					
READ32 (RD32)	BG/16B	H	H	L	H	C0	C3	C4	C5	 R1	1, 2, 3, 6, 7, 10, 11
	BG	X	BA0	BA1	BG0	BG1	C1	C2	AP	 F1	
	16B		BA0	BA1	BA2	BA3					
CAS	Any	H	L	L	H	H	WS_WR	WS_R D	WS_FS	 R1	1, 2, 7, 13
		X	DC0	DC1	DC2	DC3	WRX	WXSA	WXSB/ B3	 F1	
MULTI PURPOSE COMMAND (MPC)	Any	H	L	L	L	L	H	H	OP7	 R1	1, 2
		X	OP0	OP1	OP2	OP3	OP4	OP5	OP6	 F1	
SELF REFRESH ENTRY (SRE)	Any	H	L	L	L	H	L	H	H	 R1	1, 2, 9
		X	V	V	V	V	V	DSM	PD	 F1	
SELF REFRESH EXIT (SRX)	Any	H	L	L	L	H	L	H	L	 R1	1, 2
		X	V	V	V	V	V	V	V	 F1	
MODE REGISTER WRITE-1 (MRW-1)	Any	H	L	L	L	H	H	L	H	 R1	1, 2
		X	MA0	MA1	MA2	MA3	MA4	MA5	MA6	 F1	
MODE REGISTER WRITE-2 (MRW-2)	Any	H	L	L	L	H	L	L	OP7	 R1	1, 2
		X	OP0	OP1	OP2	OP3	OP4	OP5	OP6	 F1	
MODE REGISTER READ (MRR)	Any	H	L	L	L	H	H	L	L	 R1	1, 2
		X	MA0	MA1	MA2	MA3	MA4	MA5	MA6	 F1	
WRITE FIFO (WFF)	Any	H	L	L	L	L	L	H	H	 R1	1, 2
		X	L	L	L	L	L	L	L	 F1	
READ FIFO (RFF)	Any	H	L	L	L	L	L	H	L	 R1	1, 2
		X	L	L	L	L	L	L	L	 F1	
READ DQ CALIBRATION (RDC)	Any	H	L	L	L	L	H	L	H	R1	1, 2
		X	L	L	L	L	L	L	L	F1	



**Table 201 — Command Truth Table (cont'd)**

NOTE 1	LPDDR5 commands are one clock cycles long and defined by the states of CS at the rising edge (R1) of clock and CA[6:0] at the rising edge (R1) and the falling edge (F1) of clock. Note that some operations such as ACTIVATE, MODE REGISTER WRITE or WCK2CK SYNC (WS_RD, WS_WR, WS_FS) require two commands to initiate.
NOTE 2	"V" means "H" or "L" (a defined logic level). "X" means don't care in which case CK_t, CK_c and CA[6:0] can be floated.
NOTE 3	Bank Group Address BG[1:0] and Bank Address BA[1:0] determine which bank is to be operated upon.
NOTE 4	An ACTIVATE-1 command must be followed by an ACTIVATE-2 command. Only CAS, WRITE, MASK WRITE, READ, PRECHARGE (to a different bank) commands can be issued between ACTIVATE-1 and ACTIVATE-2 commands. The maximum timing gap between ACTIVATE-1 and ACTIVATE-2 commands are 8 clock cycles. An ACTIVATE-1 command must be issued first before issuing an ACTIVATE-2 command. Once an ACTIVATE-1 command is issued, an ACTIVATE-2 command must be issued before issuing another ACTIVATE-1 command.
NOTE 5	AB "HIGH" during PRECHARGE or REFRESH command indicates that command must be applied to all banks and bank address is a don't care.
NOTE 6	AP "HIGH" during WRITE, MASK WRITE or READ commands indicates that an auto-precharge will occur to the bank associated with the WRITE, MASK WRITE or READ command.
NOTE 7	CAS command is only required for WRITE, MASK WRITE or READ operation if optional low power features (DC0-3 or WRX/WXSA/WXSB) of these commands are required or if Burst Start Address (B3) is non-zero to READ or if WCK2CK SYNC (WS_RD, WS_WR) or FAST SYNC (WS_FS) is applied to a target device. CAS operands (DC0-3, WRX/WXSA/WXSB and B3) are valid to immediately following WRITE or READ only. In case of CAS-FAST_SYNC(WS_FS="H" AND WS_WR="L" AND WS_RD="L") or CAS-SYNC_OFF (WS_FS="H" AND WS_WR="H" AND WS_RD="H"), other CAS operands (DC0-3, WRX, WXSA, WXSB, B3) shall be "LOW". Valid DC0-3 or WRX/WXSA/WXSB operand(s) may be issued together with WCK2CK SYNC (WS_WR="H", WS_RD="L", WS_FS="L"). Valid B3 operand may be issued together with WCK2CK SYNC (WS_RD="H", WS_WR="L", WS_FS="L"). Refer to Table 202.
NOTE 8	WRITE32 (WRITE with BL32) command is valid in a BG/16B mode only. WRITE command is WR in an 8B mode and WR16 in a BG/16B mode.
NOTE 9	PD "HIGH" during SELF REFRESH ENTRY command indicates that both Self Refresh Entry and Power Down Entry will occur together. DSM "HIGH" during SELF REFRESH ENTRY command indicates that both Self Refresh Entry and Deep Sleep Mode Entry will occur together. Both PD "HIGH" and DSM "HIGH" are illegal.
NOTE 10	READ command includes Read Burst Start Address (B3, B4) associated with Burst Length setting, B3 for BL16 in a BG/16B mode, or B3, C0 for BL32 in a BG/16B mode, or B3, B4 for BL32 in an 8B mode. Refer to MR1 Burst Sequence Table.
NOTE 11	READ32 (READ with BL32) command is valid in a BG/16B mode only. READ command is RD in an 8B mode and RD16 in a BG/16B mode.
NOTE 12	CS shall be compliant to Power Down Entry/Exit timing requirements. Refer to Power Down Function and Timing Description.
NOTE 13	Refer to LPDDR5 low power function description, Data Copy function (DC0-DC3) and Write X function (WRX, WXSA, WXSB).
NOTE 14	To be used When MR75 OP[2] = 1 <sub>B</sub> and MR75 OP[3] = 0 <sub>B</sub> .
NOTE 15	To be used When MR75 OP[2] = 1 <sub>B</sub> and MR7 5OP[3] = 1 <sub>B</sub> .
NOTE 16	Issuing the RFMab or RFMpb command allows the device to use the command period for additional refresh management.

### 7.1.1 Command Truth Table (cont'd)

**Table 202 — Allowable CAS Command Operand(s) Combination<sup>1,2,3,4</sup>**


[illegible]

## 7.2 WCK Operation

### 7.2.1 WCK2CK Synchronization Operation

#### 7.2.1.1 WCK2CK Synchronization

An LPDDR5 SDRAM utilizes two types of clock with different frequencies. The frequency of WCK is four times or twice higher than the command clock, requiring an LPDDR5 SDRAM to have clock divider in the WCK clock tree. By dividing the WCK, the operation speed of SDRAM internal circuits in WCK domain is reduced to half. However, the WCK divider initial state is unpredictable and results in two different states in an LPDDR5 SDRAM: aligned with CK state and miss-aligned with CK state. Figure 66 illustrates these two cases.



**Figure 66 — Aligned WCK to CK (Left) and Misaligned WCK to CK (Right)**

The latency control unit inside the SDRAM performs clock domain change of WRITE or READ commands from CK domain to WCK domain. For error-free latency control, the latency control circuit must know whether the SDRAM is in aligned with CK state or miss-aligned with CK state. An LPDDR5 SDRAM is able to reset or detect its state by a process called WCK2CK Synchronization. When a SDRAM controller issues CAS command with the bit of WCK2CK Synchronization, the controller provides the SDRAM with half frequency WCK pulse to relax ISI and the timing margin. This operation is defined as WCK2CK Synchronization. At the timing when the SDRAM performs WCK2CK Sync operation, the SDRAM controller must provide the SDRAM with half frequency WCK pulse to relax WCK2CK Sync timing margin.

### 7.2.1.2 CAS Command with WCK2CK Synchronization Bits

The LPDDR5 WCK2CK Synchronization process is initiated by a CAS command with the related bit enabled. The CAS command with WCK2CK Synchronization should be issued before the WRITE or READ command. Table 203 shows the CAS command with WCK2CK Synchronization bit (WS\_WR, WS\_RD, WS\_FS). CAS command with "1" at WCK2CK Synchronization flag bit informs SDRAM WCK2CK Synchronization is required.


**Table 203 — CAS Command with WCK2CK Synchronization Bits**

Command	SDR Command Pin	DDR Command Pins							
	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CK_t edge
CAS	H	L	L	H	H	WS_WR	WS_RD	WS_FS	R1
	X	DC0	DC1	DC2	DC3	WRX	WXSA	WXSBB3	F1


Figures 67–70 show the LPDDR5 WCK2CK Sync operation by CAS command with WCK2CK Sync operand enabled (WS\_WR or WS\_RD or WS\_FS =1). SDRAM controller must start to drive WCK as WCK\_t/WCK\_c=L/H after tWCKENL. The WCK2CK Sync operation occurs after tWCKENL+tWCKPRE\_static followed by half-rate WCK during 1tCK. Before the WCK2CK Sync, WCK must toggle once to reduce the channel ISI in WCK. WCK2CK Training must be performed prior to WCK2CK Synchronization. The SDRAM requires the proper WCK toggle pattern prior to insure WCK2CK syncs properly. After the WCK2CK Sync is completed, the WCK must continue to toggle until the end of the read or write bursts are completed.

CAS(WS\_WR=1) should be followed by WRITE command immediately. CAS(WS\_RD=1) should also be followed by READ command immediately. CAS(WS\_FS=1) is only used as a standalone command and can be simultaneously issued to multi-ranks. Refer to 8.4. After Synchronization, the SDRAM controller must keep WCK toggling until DQ bursts of READ or WRITE are completed or CAS(WS\_OFF) command is issued. For Example, After PDX(Power Down Exit), CAS command with WCK2CK Sync operand enabled (WS\_WR or WS\_RD or WS\_FS=1) must be issued before the WRITE command or READ command. Because during Power Down, WCK2CK sync state is lost.


### 7.2.1.2 CAS Command with WCK2CK Synchronization Bits (cont'd)



**Figure 67 — LPDDR5 WCK2CK Sync Operation by CAS Command with Write Sync Operand Enabled: CKR=4:1**




**Figure 68 — LPDDR5 WCK2CK Sync Operation by CAS Command with Write Sync Operand Enabled: CKR=2:1**



**Figure 69 — LPDDR5 WCK2CK Sync Operation by CAS Command with Read Sync Operand Enabled: CKR=4:1**

### 7.2.1.2 CAS Command with WCK2CK Synchronization Bits (cont'd)



**Figure 70 — LPDDR5 WCK2CK Sync Operation by CAS Command with Fast Sync Operand Enabled: CKR=4:1**

### 7.2.1.3 WCK2CK Sync Operation Followed by a WRITE Command

The SDRAM controller can turn off WCK drivers to enter Hi-Z state to remove current through WCK ODT (on-die termination) and an LPDDR5 SDRAM also turns off its WCK buffers after WCK2CK SYNC Off Timing is satisfied. After WCK2CK SYNC Off Timing is satisfied, the LPDDR5 DRAM WCK divider moves into an unknown state. Therefore, a WCK2CK Sync command needs to be issued before the SDRAM controller can issue commands required by WCK2CK Sync. The SDRAM controller must track the WCK2CK Sync state of each SDRAM, and issue a CAS WCK2CK Sync command according to the WCK2CK Sync state before requesting DQ operation (or WCK operation) for READ/ WRITE/ Training operation.

### 7.2.1.3 WCK2CK Sync Operation Followed by a WRITE Command (cont'd)

A WCK2CK Sync immediately followed by WRITE operation is shown in Figure 71. The CAS WCK2CK Sync command will have  $WS\_WR=1$  when it is followed by WRITE command. No command is allowed between CAS( $WS\_WR=1$ ) command and WRITE command, and CAS( $WS\_WR=1$ ) command should be immediately followed by WRITE command.  $tWCKENL\_WR$  is the delay required by an LPDDR5 SDRAM to prepare for WCK2CK Sync operation after the CAS command with  $WS\_WR=1$ .

At  $Tc1$  in Figure 71  $tWCKENL\_WR + tWCKPRE\_Static + tWCKPRE\_Toggle\_WR$  from the WCK2CK Sync is satisfied and the SDRAM controller starts the WRITE DQ burst. The WRITE DQ burst is completed and after  $tWCKPST$ , the SDRAM controller may stop WCK toggle and put the WCK drivers into Hi-Z state and WCK buffers can be also turned off for power saving.




Figure 71 — WCK2CK Sync Operation Followed by a WRITE Command

**Table 204 — WCK2CK Sync AC Parameters for WRITE Operation<sup>1,2</sup>**

WCK:CK Ratio	Data Rate [Mbps]		CK Frequency [Mbps]		WL(SetA) [nCK]	WL(SetB) [nCK]	tWCKENL _WR(SetA) [nCK]	tWCKENL _WR(SetB) [nCK]	tWCKPRE _Static [nCK]	tWCKPRE toggle_WR [nCK]	tWCKPRE total_WR [nCK]
	Lower Limit(>)	Upper Limit(≤)	Lower Limit(>)	Upper Limit(≤)							
2:1	40	533	10	133	4	4	1	1	1	3	4
	533	1067	133	267	4	6	0	2	2	3	5
	1067	1600	267	400	6	8	1	3	2	4	6
	1600	2133	400	533	8	10	2	4	3	4	7
	2133	2750	533	688	8	14	1	7	4	4	8
	2750	3200	688	800	10	16	3	9	4	4	8
4:1	40	533	5	67	2	2	0	0	1	2	3
	533	1067	67	133	2	3	0	1	1	2	3
	1067	1600	133	200	3	4	1	2	1	2	3
	1600	2133	200	267	4	5	1	2	2	2	4
	2133	2750	267	344	4	7	1	4	2	2	4
	2750	3200	344	400	5	8	2	5	2	2	4
	3200	3733	400	467	6	9	2	5	3	2	5
	3733	4267	467	533	6	11	2	7	3	2	5
	4267	4800	533	600	7	12	3	8	3	2	5
	4800	5500	600	688	8	14	3	9	4	2	6
	5500	6000	688	750	9	15	4	10	4	2	6
	6000	6400	750	800	9	16	4	11	4	2	6
	6400	7500	800	937.5	11	19	5	13	5	2	7
	7500	8533	937.5	1066.5	12	22	5	15	6	2	8

NOTE 1 tWCKENL\_WR = WL + 1 - tWCKPRE\_total\_WR

NOTE 2 tWCKPRE\_total\_WR = tWCKPRE\_toggle\_WR + tWCKPRE\_Static



### 7.2.1.4 WCK2CK Sync Operation Followed by a READ Command

Figure 72 illustrates the WCK2CK Sync operation followed by a READ command. The CAS WCK2CK Sync command must have  $WS\_RD=1$  when it is followed by READ command. No command is allowed between CAS( $WS\_RD=1$ ) command and READ command, and CAS( $WS\_RD=1$ ) command should be immediately followed by READ command.  $tWCKENL\_RD$  is the optimal delay which guarantee WCK2CK sync operation and minimize WCK toggling power.




Figure 72 — WCK2CK Sync Operation Followed by a READ Command

## 7.2.1.4 WCK2CK Sync Operation Followed by a READ Command (cont'd)

**Table 205 — WCK2CK Sync AC Parameters for Read Operation**<sup>1,2,3,4,5</sup>

DVFS disabled and Enhanced DVFS disabled (MR19 OP[1:0] = 00<sub>B</sub>), Read Link ECC off (MR22 OP[7:6]=00<sub>B</sub>)

WCK:CK ratio	Data Rate Range [Mbps]		CK Frequency Range [MHz]		WCK2CK Sync READ AC Parameters [nCK]								
	Lower Limit (>)	Upper Limit (≤)	Lower Limit (>)	Upper Limit (≤)	READ Latency			tWCKENL_RD			tWCKPRE_static	tWCKPRE_toggle_RD	tWCKPRE_total_RD
					Set 0	Set 1	Set 2	Set 0	Set 1	Set 2			
2:1	40	533	10	133	6	6	6	0	0	0	1	6	7
	533	1067	133	267	8	8	8	0	0	0	2	7	9
	1067	1600	267	400	10	10	12	1	1	3	2	8	10
	1600	2133	400	533	12	14	14	2	4	4	3	8	11
	2133	2750	533	688	16	16	18	3	3	5	4	10	14
	2750	3200	688	800	18	20	20	5	7	7	4	10	14
4:1	40	533	5	67	3	3	3	0	0	0	1	3	4
	533	1067	67	133	4	4	4	0	0	0	1	4	5
	1067	1600	133	200	5	5	6	1	1	2	1	4	5
	1600	2133	200	267	6	7	7	1	2	2	2	4	6
	2133	2750	267	344	8	8	9	2	2	3	2	5	7
	2750	3200	344	400	9	10	10	3	4	4	2	5	7
	3200	3733	400	467	10	11	12	3	4	5	3	5	8
	3733	4267	467	533	12	13	14	4	5	6	3	6	9
	4267	4800	533	600	13	14	15	5	6	7	3	6	9
	4800	5500	600	688	15	16	17	6	7	8	4	6	10
	5500	6000	688	750	16	17	19	6	7	9	4	7	11
	6000	6400	750	800	17	18	20	7	8	10	4	7	11
	6400	7500	800	937.5	20	22	24	7	9	11	5	9	14
	7500	8533	937.5	1066.5	23	25	26	8	10	11	6	10	16

NOTE 1 tWCKENL\_RD = RL + 1 - tWCKPRE\_total\_RD

NOTE 2 tWCKPRE\_total\_RD = tWCKPRE\_toggle\_RD + tWCKPRE\_Static

NOTE 3 The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL value.

NOTE 4 Some operating features can affect Read Latency:

Feature	Description
1	Byte Mode
2	Read DBI and/or Read Data Copy

NOTE 5 RL Set 0 applies when no features are enabled.

RL Set 1 applies when one feature is enabled (1 or 2).

RL Set 2 applies when two features are enabled.

### 7.2.1.4 WCK2CK Sync Operation Followed by a READ Command (cont'd)

**Table 206 — WCK2CK Sync AC Parameters for Read Operation**<sup>1,2,3,4,5</sup>

DVFS enabled and Enhanced DVFS disabled (MR19 OP[1:0] = 01<sub>B</sub>),  
Read Link ECC disable (MR22 OP[7:6]=00<sub>B</sub>)

WCK:CK ratio	Data Rate Range [Mbps]		CK Frequency Range [MHz]		WCK2CK Sync READ AC Parameters [nCK]								
	Lower Limit (>)	Upper Limit (≤)	Lower Limit (>)	Upper Limit (≤)	READ Latency			tWCKENL_RD			tWCKPRE_static	tWCKPRE_toggle_RD	tWCKPRE_total_RD
					Set 0	Set 1	Set 2	Set 0	Set 1	Set 2			
2:1	40	533	10	133	6	6	6	0	0	0	1	6	7
	533	1067	133	267	8	10	10	0	2	2	2	7	9
	1067	1600	267	400	12	12	14	3	3	5	2	8	10
4:1	40	533	5	67	3	3	3	0	0	0	1	3	4
	533	1067	67	133	4	5	5	0	1	1	1	4	5
	1067	1600	133	200	6	6	7	2	2	3	1	4	5

NOTE 1  $tWCKENL\_RD = RL + 1 - tWCKPRE\_total\_RD$

NOTE 2  $tWCKPRE\_total\_RD = tWCKPRE\_toggle\_RD + tWCKPRE\_Static$

NOTE 3 The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL value.

NOTE 4 Some operating features can affect Read Latency:

Feature	Description
1	Byte Mode
2	Read DBI and/or Read Data Copy

NOTE 5 RL Set 0 applies when no features are enabled.

RL Set 1 applies when one feature is enabled (1 or 2).

RL Set 2 applies when two features are enabled.

### 7.2.1.4 WCK2CK Sync Operation Followed by a READ Command (cont'd)

**Table 207 — WCK2CK Sync AC Parameters for Read Operation**<sup>1,2,3,4,5</sup>

DVFSC disabled and Enhanced DVFSC enabled (MR19 OP[1:0] = 10<sub>B</sub>),  
Read Link ECC disable (MR22 OP[7:6]=00<sub>B</sub>)

WCK:CK ratio	Data Rate Range [Mbps]		CK Frequency Range [MHz]		WCK2CK Sync READ AC Parameters [nCK]								
	Lower Limit (>)	Upper Limit (≤)	Lower Limit (>)	Upper Limit (≤)	READ Latency			tWCKENL_RD			tWCKPRE_static	tWCKPRE_toggle_RD	tWCKPRE_total_RD
					Set 0	Set 1	Set 2	Set 0	Set 1	Set 2			
2:1	40	533	10	133	6	6	6	0	0	0	1	6	7
	533	1067	133	267	9	10	10	1	2	2	2	7	9
	1067	1600	267	400	13	13	14	4	4	5	2	8	10
	1600	2133	400	533	16	16	20	6	6	10	3	8	11
	2133	2750	533	688	20	20	24	7	7	11	4	10	14
	2750	3200	688	800	24	24	28	11	11	15	4	10	14
4:1	40	533	5	67	3	3	3	0	0	0	1	3	4
	533	1067	67	133	5	5	5	1	1	1	1	4	5
	1067	1600	133	200	7	7	7	3	3	3	1	4	5
	1600	2133	200	267	8	8	10	3	3	5	2	4	6
	2133	2750	267	344	10	10	12	4	4	6	2	5	7
	2750	3200	344	400	12	12	14	6	6	8	2	5	7

NOTE 1 tWCKENL\_RD = RL + 1 - tWCKPRE\_total\_RD

NOTE 2 tWCKPRE\_total\_RD = tWCKPRE\_toggle\_RD + tWCKPRE\_Static

NOTE 3 The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL value.

NOTE 4 Some operating features can affect Read Latency:

Feature	Description
1	Byte Mode
2	Read DBI and/or Read Data Copy

NOTE 5 RL Set 0 applies when no features are enabled.

RL Set 1 applies when one feature is enabled (1 or 2).

RL Set 2 applies when two features are enabled.

#### 7.2.1.4 WCK2CK Sync Operation Followed by a READ Command (cont'd)

**Table 208 — WCK2CK Sync AC Parameters for Read Operation<sup>1,2,3,4</sup>**

DVFSC disabled and Enhanced DVFSC disabled (MR19 OP[1:0] = 00<sub>B</sub>),  
Read Link ECC enable (MR22 OP[7:6]=01<sub>B</sub>)

WCK:CK ratio	Data Rate Range [Mbps]		CK Frequency Range [MHz]		WCK2CK Sync READ AC Parameters [nCK]						
	Lower Limit (>)	Upper Limit (≤)	Lower Limit (>)	Upper Limit (≤)	READ Latency		tWCKENL_RD		tWCKPRE_static	tWCKPRE_toggle_RD	tWCKPRE_total_RD
					Set 0	Set 1	Set 0	Set 1			
4:1	3200	3733	400	467	12	13	5	6	3	5	8
	3733	4267	467	533	13	14	5	6	3	6	9
	4267	4800	533	600	15	16	7	8	3	6	9
	4800	5500	600	688	17	18	8	9	4	6	10
	5500	6000	688	750	18	20	8	10	4	7	11
	6000	6400	750	800	19	21	9	11	4	7	11
	6400	7500	800	937.5	23	24	10	11	5	9	14
	7500	8533	937.5	1066.5	26	28	11	13	6	10	16
NOTE 1 tWCKENL_RD = RL + 1 - tWCKPRE_total_RD											
NOTE 2 tWCKPRE_total_RD = tWCKPRE_toggle_RD + tWCKPRE_Static											
NOTE 3 The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL, or nRBTP value.											
NOTE 4 RL Set 1 applies when the device is byte-mode.											

#### **7.2.1.5 WCK2CK Sync Operation with CAS(WS\_FS=1)**

The WCK2CK Sync operation is performed with minimum latency,  $t_{WCKENL\_FS}$ , when a CAS command with  $WS\_FS=1$  is issued to an LPDDR5 SDRAM. In this way, the LPDDR5 SDRAM controller can put LPDDR5 SDRAM into WCK2CK Synchronized state as early as possible. CAS( $WS\_FS=1$ ) is used as a standalone command unlike CAS( $WS\_RD/WR$ ) and can be issued to not only one rank but also multi-ranks simultaneously.  $t_{WCKPRE\_toggle\_FS}$  can be varied by the command timing gap between CAS( $WS\_FS=1$ ) and following READ or WRITE commands, whereas  $t_{WCKPRE\_toggle\_WR}$  and  $t_{WCKPRE\_toggle\_RD}$  are exact fixed number in nCK unit.

After CAS ( $WS\_FS=1$ ) command is issued, not only READ/ WRITE commands but also other commands like Active and Refresh can be issued. Refer to 8.4, CAS command timing constraints.

### 7.2.1.5 WCK2CK Sync Operation with CAS(WS\_FS=1) (cont'd)




Figure 73 — Minimum Latency WCK2CK Sync Operation for CAS(WS\_FS=1)




Figure 74 — WCK2CK Sync Operation for Read Operation with CAS(WS\_FS=1) with Command Gap

### 7.2.1.5 WCK2CK Sync Operation with CAS(WS\_FS=1) (cont'd)


Table 209 — WCK2CK Sync AC Parameters for CAS(WS\_FS)

WCK:CK Ratio	Data Rate [Mbps]		CK Frequency [MHz]		MR2 OP[3:0] setting	tWCKENL _FS [nCK]	tWCKPRE _Static [nCK]
	Lower Limit(>)	Upper Limit(≤)	Lower Limit(>)	Upper Limit(≤)			
2:1	40	533	10	133	0000 <sub>B</sub>	0	1
	533	1067	133	267	0001 <sub>B</sub>	0	2
	1067	1600	267	400	0010 <sub>B</sub>	1	2
	1600	2133	400	533	0011 <sub>B</sub>	1	3
	2133	2750	533	688	0100 <sub>B</sub>	1	4
	2750	3200	688	800	0101 <sub>B</sub>	2	4
4:1	40	533	5	67	0000 <sub>B</sub>	0	1
	533	1067	67	133	0001 <sub>B</sub>	0	1
	1067	1600	133	200	0010 <sub>B</sub>	1	1
	1600	2133	200	267	0011 <sub>B</sub>	1	2
	2133	2750	267	344	0100 <sub>B</sub>	1	2
	2750	3200	344	400	0101 <sub>B</sub>	1	2
	3200	3733	400	467	0110 <sub>B</sub>	1	3
	3733	4267	467	533	0111 <sub>B</sub>	1	3
	4267	4800	533	600	1000 <sub>B</sub>	2	3
	4800	5500	600	688	1001 <sub>B</sub>	2	4
	5500	6000	688	750	1010 <sub>B</sub>	2	4
	6000	6400	750	800	1011 <sub>B</sub>	2	4
	6400	7500	800	937.5	1100 <sub>B</sub>	3	5
	7500	8533	937.5	1066.5	1101 <sub>B</sub>	3	6



### 7.2.1.6 Rank to Rank WCK2CK Sync Operation

There are two different methods to control WCK2CK Sync state of two rank LPDDR5 SDRAM. The first method is to start WCK2CK Sync process of rank 1 after completing DQ data burst of rank 0 as shown in Figure 75. In this case,  $t_{WCKPST}$  of rank 0 and  $t_{WCKPRE}$  of rank 1 should be guaranteed for right RDQS post-amble of read operation of rank 0 and for right WCK2CK Synchronization operation of rank 1, respectively.



**Figure 75 — Minimum Gap Rank to Rank Read Operation with WCK2CK Sync after Completing DQ Burst in One Rank**


### 7.2.1.6 Rank to Rank WCK2CK Sync Operation (cont'd)

The second method is to start WCK2CK Sync process of both ranks simultaneously as shown in Figure 76. When both ranks are not in WCK2CK synchronized state and DQ bursts between two ranks are closed, a simultaneous CAS command with WS\_FS=1 is the recommended way, considering efficient DQ bus utilization.

If using this method, WCK always ON mode is enabled is recommended: MR18 OP[4]=1<sub>B</sub>. If not, WCK2CK synchronization is expired according to WCK2CK SYNC Off Timing Definition.

The WCK2CK synchronization can be stopped by CAS(WS\_OFF) command regardless of WCK always ON mode setting: MR18 OP[4].

If the following DQ bursts of one rank are far from the preceding ones of the other rank, extra power consumption due to WCK toggle should be considered. After synchronizing both ranks, if rank 0 is not used, CAS(WS\_OFF) command can be issued to rank 0 to save power.



**Figure 76 — Simultaneous WCK2CK Sync Process for Multi-ranks (Especially Two Ranks):  
WCK Always Run Mode is Enabled**

### 7.2.1.6 Rank to Rank WCK2CK Sync Operation (cont'd)

WCK input is required to toggling or stable until  $t_{WCKSTOP}$  is satisfied.






Figure 77 — CAS(WS\_OFF) Timing: Continuing WCK Toggling



NOTE 1 WCK\_t/c can be a static level after  $2nCK$  from CAS(WS\_OFF) command.

Figure 78 — CAS(WS\_OFF) Timing: WCK Toggling and Stable

7.2.1.6 Rank to Rank WCK2CK Sync Operation (cont'd)



NOTE 1 WCK\_t/c can be a static level after 2nCK from CAS(WS\_OFF) command.

Figure 79 — CAS(WS\_OFF) Timing: In case of tWCKSTOP and tWCKENL\_FS Overlap

Table 210 — WCK Stop AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Notes
Valid Write Clock Requirement after CAS(WS_OFF) Command	tWCKSTOP	Min	Max(2nCK, 6ns)		

## 7.2.2 WCK2CK SYNC Off Timing Definition

The next commands which require WCK2CK SYNC can be issued up to the maximum timing defined as the following tables. Duplicated CAS(WR<sub>FS</sub>/RD) command issuing is inhibited during this period. Once the maximum timing is exceeded, CAS(WR<sub>FS</sub> or WS<sub>WR</sub>/RD) command is required to issue before issuing the commands which require WCK2CK SYNC. Continuous WCK input should maintain at least to meet the following min WCK toggling cycles in a WCK domain.

WL/RL + BL/n<sub>max</sub> + RD(tWCKPST/tCK) (BG mode)

WL/RL + BL/n<sub>max</sub> + (tWCKPST – 0.5\*tWCK) (8B/16B mode)

**Table 211 — WCK2CK SYNC Off Timing Definition (16B Mode) for WR16/32, RD16/32, and MWR**

Current Command	Next Command	Bank Relationship	Command Timing Constraints w/o a new WCK2CK SYNC Start		Note
			Min	Max	
WRITE (WR16, WR32)	WRITE (WR16, WR32)	Any Banks	BL/n	WL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	2
	MASK WRITE	Same Bank	4*BL/n (WR16) 2.5*BL/n (WR32)	WL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	1, 2, 3
		Different Banks	BL/n	WL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	2
	READ (RD16, RD32)	Any Banks	WL + BL/n + RU(tWTR/tCK)	-	1, 2
MASK WRITE	WRITE (WR16, WR32)	Any Banks	BL/n	WL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	2
	MASK WRITE	Same Bank	4*BL/n	WL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	1, 2, 3
		Different Banks	BL/n	WL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	2
	READ (RD16, RD32)	Any Banks	WL + BL/n + RU(tWTR/tCK)	-	1, 2
READ (RD16, RD32)	WRITE (WR16, WR32)	Any Banks	RL + BL/n + RU(tWCK2DQO(max)/tCK) - WL	RL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	2
	MASK WRITE	Any Banks	RL + BL/n + RU(tWCK2DQO(max)/tCK) - WL	RL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	2
	READ (RD16, RD32)	Any Banks	BL/n	RL + BL/n <sub>max</sub> + RD(tWCKPST/tCK)	2
NOTE 1 Next command shall be issued with a new WCK2CK SYNC start (CAS-WS <sub>FS</sub> or CAS-WS <sub>WR</sub> /RD). NOTE 2 WCK2CK SYNC shall be initiated before issuing the current command. NOTE 3 If Min timing is larger than Max timing depending WL, a new WCK2CK SYNC start (CAS-WS <sub>FS</sub> /WS <sub>WR</sub> ) is required before issuing a next command.					

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)

Table 212 — WCK2CK SYNC Off Timing Definition (BG Mode) for WR16/32, RD16/32 and MWR

Current Command	Next Command	Bank Relationship	Command Timing Constraints w/o a new WCK2CK SYNC Start		Note
			Min	Max	
WRITE (WR16, WR32)	WRITE (WR16, WR32)	Any Banks	BL/n	WL + BL/n_max + RD(tWCKPST/tCK)	2
	MASK WRITE	Same Bank in Same BG	4*BL/n_max (WR16) 2.5*BL/n_max (WR32)	WL + BL/n_max + RD(tWCKPST/tCK)	1, 2, 3
		Different Banks in Same BG	BL/n_max	WL + BL/n_max + RD(tWCKPST/tCK)	1, 2
		Different Banks in Different BG	BL/n	WL + BL/n_max + RD(tWCKPST/tCK)	2
	READ (RD16, RD32)	Same or Different Banks in Same BG	WL + BL/n_max + RU(tWTR_L/tCK)	-	1, 2
		Different Banks in Different BG	WL + BL/n_min + RU(tWTR_S/tCK)	-	1, 2
MASK WRITE	WRITE (WR16, WR32)	Any Banks	BL/n	WL + BL/n_max + RD(tWCKPST/tCK)	2
	MASK WRITE	Same Banks in Same BG	4*BL/n_max	WL + BL/n_max + RD(tWCKPST/tCK)	1, 2, 3
		Different Banks in Same BG	BL/n_max	WL + BL/n_max + RD(tWCKPST/tCK)	2
		Different Banks in Different BG	BL/n	WL + BL/n_max + RD(tWCKPST/tCK)	2
	READ (RD16, RD32)	Same or Different Banks in Same BG	WL + BL/n_max + RU(tWTR_L/tCK)	-	1, 2
		Different Banks in Different BG	WL + BL/n_min + RU(tWTR_S/tCK)	-	1, 2
READ (RD16, RD32)	WRITE (WR16, WR32)	Same or Different Banks in Same BG	RL + BL/n_max + RU(tWCK2DQO(max)/tCK) - WL	RL + BL/n_max + RD(tWCKPST/tCK)	2
		Different Banks in Different BG	RL + BL/n_min + RU(tWCK2DQO(max)/tCK) - WL		2
	MASK WRITE	Same or Different Banks in Same BG	RL + BL/n_max + RU(tWCK2DQO(max)/tCK) - WL	RL + BL/n_max + RD(tWCKPST/tCK)	2
		Different Banks in Different BG	RL + BL/n_min + RU(tWCK2DQO(max)/tCK) - WL		2
	READ (RD16, RD32)	Any Banks	BL/n	RL + BL/n_max + RD(tWCKPST/tCK)	2
	NOTE 1 Next command shall be issued with a new WCK2CK SYNC start (CAS-WS_FS or CAS-WS_WR/RD).				
NOTE 2 WCK2CK SYNC shall be initiated before issuing the current command.					
NOTE 3 If Min timing is larger than Max timing depending WL, a new WCK2CK SYNC start (CAS-WS_FS/WS_WR) is required before issuing a next command.					

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)

Table 213 — WCK2CK SYNC Off Timing Definition (8B Mode) for WR16/32, RD16/32, and MWR

Current Command	Next Command	Bank Relationship	Command Timing Constraints w/o a new WCK2CK SYNC start		Note
			Min	Max	
WRITE	WRITE	Any Banks	BL/n	$WL + BL/n_{max} + RD(tWCKPST/tCK)$	2
	MASK WRITE	Same Bank	$4 * BL/n$	$WL + BL/n_{max} + RD(tWCKPST/tCK)$	1, 2, 3
		Different Banks	BL/n	$WL + BL/n_{max} + RD(tWCKPST/tCK)$	2
	READ	Any Banks	$WL + BL/n + RU(tWTR/tCK)$	-	1, 2
MASK WRITE	WRITE	Any Banks	BL/n	$WL + BL/n_{max} + RD(tWCKPST/tCK)$	2
	MASK WRITE	Same Bank	$4 * BL/n$	$WL + BL/n_{max} + RD(tWCKPST/tCK)$	1, 2, 3
		Different Banks	BL/n	$WL + BL/n_{max} + RD(tWCKPST/tCK)$	2
	READ	Any Banks	$WL + BL/n + RU(tWTR/tCK)$	-	1, 2
READ	WRITE	Any Banks	$RL + BL/n + RU(tWCK2DQO(max)/tCK) - WL$	$RL + BL/n_{max} + RD(tWCKPST/tCK)$	2
	MASK WRITE	Any Banks	$RL + BL/n + RU(tWCK2DQO(max)/tCK) - WL$	$RL + BL/n_{max} + RD(tWCKPST/tCK)$	2
	READ	Any Banks	BL/n	$RL + BL/n_{max} + RD(tWCKPST/tCK)$	2
<p>NOTE 1 Next command shall be issued with a new WCK2CK SYNC start (CAS-WS_FS or CAS-WS_WR/RD).</p> <p>NOTE 2 WCK2CK SYNC shall be initiated before issuing the current command.</p> <p>NOTE 3 If Min timing is larger than Max timing depending WL, a new WCK2CK SYNC start (CAS-WS_FS/WS_WR) is required before issuing a next command.</p>					

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)

Table 214 — WCK2CK SYNC Off Timing Definition for MRR

Current Command	Next Command	Command Timing Constraints w/o a new WCK2CK SYNC start		Note
		Min	Max	
MRR	MRR	tMRR	$RL + BL/n\_max + RD(tWCKPST/tCK)$	2, 4
	READ (RD16, RD32 with or w/o AP)	$RL + BL/n\_max + RD(tWCKPST/tCK) + 2$	-	1, 2, 4
	WRITE (WR16, WR32, MWR with or w/o AP)	$RL + BL/n\_max + RU(tWCK2DQO(max)/tCK) - WL + 2$	$RL + BL/n\_max + RD(tWCKPST/tCK)$	2, 3, 4
READ (RD16, RD32 with or w/o AP)	MRR	$RL + BL/n\_max + RD(tWCKPST/tCK) + 2$	-	1, 2
WRITE (WR16, WR32, MWR with or w/o AP)	MRR	$WL + BL/n\_max + RU(tWTR/tCK)$	-	1, 2
<p>NOTE 1 Next command shall be issued with a new WCK2CK SYNC start (CAS-WS_FS or CAS-WS_RD).</p> <p>NOTE 2 WCK2CK SYNC shall be initiated before issuing the current command.</p> <p>NOTE 3 In case of DQ ODT enabled, MRR-WRITE (min) should be "<math>RL + BL/n\_max + RU(tWCK2DQO(max)/tCK) - ODTLon - RD(tODTon(min)/tCK) + 2</math>".</p> <p>NOTE 4 Actual BL/n_max value is as follows;            CKR=2:1, 16B mode=4nCK, 8B mode=8nCK,            CKR=4:1, 16B mode=2nCK, BG mode=4nCK, 8B mode=4nCK</p>				




## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)


Table 215 — WCK2CK SYNC Off Timing Definition for Training Commands<sup>4</sup>

Current Command	Next Command	Command Timing Constraints w/o a new WCK2CK SYNC start		Note
		Min	Max	
WRITE FIFO (WFF)	WRITE FIFO (WFF)	2nCK (CKR=4:1) 4nCK (CKR=2:1)	WL + BL/n_max + RD(tWCKPST/tCK)	2, 3
	READ FIFO (RFF)	See NOTE 4	WL + BL/n_max + RD(tWCKPST/tCK)	2, 3
	WRITE (WR16, WR32, MWR with or w/o AP)	Not Allowed		2
	READ (RD16, RD32 with or w/o AP), MRR	Not Allowed		2
	READ DQ Calibration (RDC)	Not Allowed		2
READ FIFO (RFF)	WRITE FIFO (WFF)	tRTW	RL + BL/n_max + RD(tWCKPST/tCK)	2, 3
	READ FIFO (RFF)	2nCK (CKR=4:1) 4nCK (CKR=2:1)	RL + BL/n_max + RD(tWCKPST/tCK)	2, 3
	WRITE (WR16, WR32, MWR with or w/o AP)	tRTRRD	-	1, 2
	READ (RD16, RD32 with or w/o AP), MRR	tRTRRD	-	1, 2
	READ DQ Calibration (RDC)	tRTRRD	-	1, 2
READ DQ Calibration (RDC)	WRITE FIFO (WFF)	tRTRRD	-	1, 2
	READ FIFO (RFF)	Not Allowed		2
	WRITE (WR16, WR32, MWR with or w/o AP)	tRTRRD	-	1, 2
	READ (RD16, RD32 with or w/o AP), MRR	tRTRRD	-	1, 2
	READ DQ Calibration (RDC)	2nCK (CKR=4:1) 4nCK (CKR=2:1)	RL + BL/n_max + RD(tWCKPST/tCK)	2, 3
WRITE (WR16, WR32, MWR with or w/o AP)	WRITE FIFO (WFF)	tWRWTR	-	1, 2
	READ FIFO (RFF)	Not Allowed		2
	READ DQ Calibration (RDC)	WL + BL/n_max + RU(tWTR/tCK)	-	1, 2
READ (RD16, RD32 with or w/o AP), MRR	WRITE FIFO (WFF)	tRTRRD	-	1, 2
	READ FIFO (RFF)	Not Allowed		2
	READ DQ Calibration (RDC)	tRTRRD	-	1, 2
<p>NOTE 1 Next command shall be issued with a new WCK2CK SYNC start (CAS-WS_FS or CAS-WS_WR/RD).</p> <p>NOTE 2 WCK2CK SYNC shall be initiated before issuing the current command.</p> <p>NOTE 3 Actual BL/n_max value is as follows; CKR=2:1, 16B mode=4nCK, 8B mode=8nCK, CKR=4:1, 16B mode=2nCK, BG mode=4nCK, 8B mode=4nCK</p> <p>NOTE 4 Max(3nCK, WL+BL/n_max-RL+Max[RU(10ns/tCK), 4nCK]) @ NT-ODT disabled Max(3nCK, WL+BL/n_max-RL+RU[tODToff(max)/tCK] +Max[RU(10ns/tCK), 4nCK]) @ NT-ODT enabled</p>				

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)



**Figure 1 Write sync off timing BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**  
**Figure 80 — Write Sync Off Timing BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**



**Figure 2 Write sync off timing (WCK2CK Sync is expired) BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**  
**Figure 81 — Write Sync Off Timing (WCK2CK Sync is Expired), BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)




Figure 3 Write Sync Off Timing Definition (WCK vs. CK) = 4:1, BL=32






Figure 4 Masked Write Sync Off Timing Definition (WCK vs. CK) = 4:1, BL=16

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)




**Figure 5 Read sync off timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=16, tRPST=2.5nWCK**  
**Figure 84 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK = 4:1, BL=16, tRPST=2.5nWCK**



**Figure 85 Read sync on timing BG Mode (WCK vs. CK) = 4:1, BL=16, tRPST=2.5nWCK**  
**Figure 86 — Read Sync On Timing BG Mode (WCK vs. CK) = 4:1, BL=16, tRPST=2.5nWCK**

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 The end of both RL and tWCKPRE\_Toggle\_RD are the same timing in this instance.

NOTE 3 Any command synced required can be issued until Tc5. (See command constraints tables for details.)


NOTE 4 CAS Sync command is inhibited until Tc5.

NOTE 5 CAS Sync command can be issued after Tc6 (Tc6 is included)

NOTE 6 tWCKPST=6.5nWCK, RD(tWCKPST/tCK)=1

□ DON'T CARE    ≡ TIME BREAK

**Figure 7 Read sync off timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=16, tRPST=4.5nWCK**  
**Figure 86 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=16 tRPST=4.5nWCK**



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 The end of both RL and tWCKPRE\_Toggle\_RD are the same timing in this instance.

NOTE 3 Any command synced required can be issued until Tc5. (See command constraints tables for details.)

NOTE 4 CAS Sync command is inhibited until Tc5.


NOTE 5 CAS Sync command can be issued after Tc6 (Tc6 is included)

NOTE 6 tWCKPST=6.5nWCK, RD(tWCKPST/tCK) = 1

□ DON'T CARE    ≡ TIME BREAK


**Figure 8 Read sync off timing (WCK2CK Sync is expired) BG Mode, CKR= 4:1, BL=16, tRPST=4.5nWCK**  
**Figure 87 — Read Sync Off Timing (WCK2CK Sync is expired) BG Mode, CKR=4:1 BL=16, tRPST=4.5nWCK**

## 7.2.2 WCK2CK SYNC Off Timing Definition (cont'd)



**Figure 9 Read sync off timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=32, tRPST=2.5nWCK**

**Figure 88 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=32, tRPST=2.5nWCK**



**Figure 10 Read sync off timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=32, tRPST=4.5nWCK**

**Figure 89 — Read Sync Off Timing BG Mode : CKR (WCK vs. CK) = 4:1, BL=32, tRPST=4.5nWCK**

### 7.2.3 Write Clock Always on Mode (WCK Always on Mode)

An LPDDR5 SDRAM supports WCK Always on mode as an MRS option. WCK Always on mode is enabled by setting MR18 OP[4] = 1<sub>B</sub>. When WCK Always on mode is enabled, the WCK buffer in an LPDDR5 SDRAM is turned on with WCK2CK synchronization and keeps being turned on until SDRAM receives CAS(WS\_OFF), power down, self-refresh power-down or deep-sleep mode commands or reset. Therefore, the SDRAM controller must keep WCK toggling at its full rate after WCK2CK synchronization regardless of DQ operation. As the WCK2CK synchronization information is lost with power down entry, the SDRAM controller must perform a WCK2CK synchronization sequence after power down exit before DQ operation.


The WCK2CK state shall be a WCK2CK Sync Off state when switching the WCK Always on mode control MR bit: MR18 OP[4] from disable to enable and vice versa.

For this, it is required to issue CAS(WS\_OFF) command before changing MR18 OP[4] and it shall satisfy the related parameters which it's defined in CAS Constraint tables and tWCKSTOP when issuing CAS(WS\_OFF) command.

Above-mentioned timing restriction for CAS(WS\_OFF) command is also applied when makes MR18 OP[4] is changing by FSP procedure.

Figure 90 illustrates WCK Always on mode with WCK2CK synchronization followed by a write command. In this timing diagram, SDRAM is initially in Bank Active state at T0. Therefore, the WCK buffer in SDRAM is off state, losing the WCK2CK synchronization information. Although, the MR18 OP[4]=1<sub>B</sub>, the WCK buffer is not turned on until receiving a CAS command with WCK2CK-sync bit high (WS\_WR, WS\_RD or WS\_FS). At T0, a CAS command with WS\_WR=1 initiates WCK2CK synchronization process and turns on the WCK buffer in SDRAM. Once enabled, the WCK buffer keeps being on regardless of following commands until receiving the power-down entry command at Td2. At Td2, the power-down entry command turns off WCK buffer to reduce SDRAM power consumption. The timing diagram of WCK Always on mode starting with WCK2CK synchronization followed by a read command is shown in Figure 91.

### 7.2.3 Write Clock Always on Mode (WCK Always on Mode) (cont'd)



**Figure 90 — WCK Always on Mode Starting with WCK2CK-Sync Operation Followed by a Write Command: 16B Mode**



### 7.2.3 Write Clock Always on Mode (WCK Always on Mode) (cont'd)




Figure 91 — WCK Always on Mode Starting with WCK2CK-Sync Operation Followed by a Read Command: BG Mode, NT-ODT Disable

7.2.3 Write Clock Always on Mode (WCK Always on Mode) (cont'd)

In WCK2CK sync state, SDRAM controller can turn off WCK buffer in SDRAM by sending a CAS(WS\_OFF) command to save memory system power. This CAS(WS\_OFF) command is shown in Table 216. SDRAM turns off WCK buffer asynchronously after receiving CAS(WS\_OFF) command. After WCK buffer off, a new WCK2CK synchronization sequence is required. CAS(WS\_OFF) command is allowed only when there is no on-going write, read, or other DQ operation in the SDRAM. Figure 92 and Figure 93 illustrate CAS(WS\_OFF) command based WCK buffer off following a write and read command, respectively. The delay time from commands required WCK2CK Sync to CAS(WS\_OFF) is defined in Table 360.

Table 216 — CAS(WS\_OFF) Command

Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CK
CAS	H	L	L	H	H	WS_WR=H	WS_RD=H	WS_FS=H	R1
	X	L	L	L	L	L	L	L	F1




Figure 92 — Write to CAS(WS\_OFF) Timing: 16B Mode, CKR4:1, tWCKPST=6.5tWCK

### 7.2.3 Write Clock Always on Mode (WCK Always on Mode) (cont'd)





Figure 93 — Read to CAS(WS\_OFF) Timing: 16B Mode, CKR4:1, tWCKPST=6.5tWCK

## 7.3 Row Operation

### 7.3.1 Active Command

The ACTIVATE command is composed of two commands, Activate-1 command and Activate-2. Activate-1 command is issued by holding CS HIGH, CA0 HIGH, CA1 HIGH, and CA2 HIGH at the rising edge of the clock and Activate-2 command issued by holding CS HIGH, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. Activate-2 command shall be issued within 8 clock cycles ( $t_{AAD}$ ) after Activate-1 command was issued. Within  $t_{AAD}$  period Only CAS, WRITE, MASKED WRITE, READ, MRR, PRECHARGE/Refresh (to a different bank) commands can be issued between ACTIVATE-1 and ACTIVATE-2 commands. It is an illegal operation if an Activate-2 command is not issued within  $t_{AAD}$  of an Activate-1 command. During 8 bank mode, the bank addresses BA0, BA1, and BA2 are used to select desired bank. During BG mode, the bank/bank group addresses BA0, BA1, BG0, and BG1 are used to select desired bank. During 16 bank mode, the bank addresses BA0, BA1, BA2, and BA3 are used to select desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command is required to be applied before any READ or WRITE/Masked Write operation can be executed. The SDRAM can accept a READ or WRITE/Masked Write command at  $t_{RCD}$  after the ACTIVATE command is issued. After a bank has been activated, precharge command is issued to precharge bank or banks. The bank active and precharge times are defined as  $t_{RAS}$  and  $t_{RP}$  respectively. The minimum time interval between ACTIVATE commands to the same bank is determined by the RAS cycle time of the SDRAM ( $t_{RC}$ ). The minimum time interval between ACTIVATE commands to different banks is  $t_{RRD}$ .




NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 2 A PRECHARGE command uses  $t_{RPab}$  timing for all bank PRECHARGE and  $t_{RPpb}$  timing for single-bank PRECHARGE. In this figure,  $t_{RP}$  is used to denote either all bank PRECHARGE or a single-bank PRECHARGE.


Figure 94 — Activate Command for 8B/16B Mode

### 7.3.1 Active Command (cont'd)



- NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.  
NOTE 2 A PRECHARGE command uses tRPab timing for all bank PRECHARGE and tRPPb timing for single-bank PRECHARGE. In this figure, tRP is used to denote either all bank PRECHARGE or a single-bank PRECHARGE.

**Figure 95 — Activate Command with Activate1 and Activate-2 Spacing for 8B/16B Mode**



- NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.  
NOTE 2 tRRD: ACTIVATE to ACTIVATE Command period: Applies to consecutive ACTIVATE Commands to different Bank Group.  
NOTE 3 tRRD: ACTIVATE to ACTIVATE Command period: Applies to consecutive ACTIVATE Commands to the different Banks of the same Bank Group, too.


**Figure 96 — Activate Command for BG Mode**

### 7.3.1.1 8-Bank Mode SDRAM Operation

Certain restrictions on operation of the 8-banks LPDDR5 SDRAM are required to be observed regarding the number of sequential Bank Activation commands that can be issued.

#### 8 Bank SDRAM Sequential Bank Activation Restriction:

No more than 4 Banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if  $RU(tFAW/tCK)$  is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of tFAW. If the clock frequency is changed during the tFAW period, the rolling tFAW window may be calculated in clock cycles by adding up the time spent in each clock period. The tFAW requirement is met when the previous n clock cycles exceed the tFAW time.



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 97 — 8 Banks tFAW Timing

### 7.3.1.2 BG mode SDRAM Operation

Certain restrictions on operation of the BG mode LPDDR5 SDRAM is required to be observed the regarding the number of sequential ACTIVATE commands that can be issued.

#### BG Mode SDRAM Sequential Bank Activation Restriction:

No more than 4 Banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if  $RU(tFAW/tCK)$  is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of tFAW. If the clock frequency is changed during the tFAW period, the rolling tFAW window may be calculated in clock cycles by adding up the time spent in each clock period. The tFAW requirement is met when the previous n clock cycles exceed the tFAW time.

### 7.3.1.2 BG Mode SDRAM Operation (cont'd)




Figure 98 — BG Mode tFAW Timing

## 7.3.2 Pre-Charge Operation

### 7.3.2.1 Pre-Charge Operation

The Precharge command is used to Precharge or close a bank that has been activated. The Precharge command is initiated with CS, and CA[6:0] in the proper state as defined by Table 201. The Precharge command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bit are used to determine which bank(s) to Precharge. The Precharged bank(s) will be available for subsequent row access tRPab after an all-bank Precharge command is issued, or tRPpb after a single-bank Precharge command is issued.

To ensure that LPDDR5 devices can meet the instantaneous current demands, the row-Precharge time for an all-bank Precharge (tRPab) is longer than the per bank Precharge time (tRPpb).

Table 217 — Precharge Bank Selection 8 Bank Mode

AB (CA[6], F1)	BA2 (CA[2], F1)	BA1 (CA[1], F1)	BA0 (CA[0], F1)	Precharged Bank(s)
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Valid	Valid	Valid	All Banks

## 7.3.2.1 Pre-Charge Operation (cont'd)

Table 218 — Precharge Bank Selection 4 Bank / 4 Bank Group Mode

AB (CA[6], F1)	BG1 (CA[3], F1)	BG0 (CA[2], F1)	BA1 (CA[1], F1)	BA0 (CA[0], F1)	Precharged Bank(s)
0	0	0	0	0	Bank Group 0, Bank 0 only
0	0	0	0	1	Bank Group 0, Bank 1 only
0	0	0	1	0	Bank Group 0, Bank 2 only
0	0	0	1	1	Bank Group 0, Bank 3 only
0	0	1	0	0	Bank Group 1, Bank 0 only
0	0	1	0	1	Bank Group 1, Bank 1 only
0	0	1	1	0	Bank Group 1, Bank 2 only
0	0	1	1	1	Bank Group 1, Bank 3 only
0	1	0	0	0	Bank Group 2, Bank 0 only
0	1	0	0	1	Bank Group 2, Bank 1 only
0	1	0	1	0	Bank Group 2, Bank 2 only
0	1	0	1	1	Bank Group 2, Bank 3 only
0	1	1	0	0	Bank Group 3, Bank 0 only
0	1	1	0	1	Bank Group 3, Bank 1 only
0	1	1	1	0	Bank Group 3, Bank 2 only
0	1	1	1	1	Bank Group 3, Bank 3 only
1	Valid	Valid	Valid	Valid	All Banks


Table 219 — Precharge Bank Selection 16 Banks Mode

AB (CA[6], F1)	BA3 (CA[3], F1)	BA2 (CA[2], F1)	BA1 (CA[1], F1)	BA0 (CA[0], F1)	Precharged Bank(s)
0	0	0	0	0	Bank 0 only
0	0	0	0	1	Bank 1 only
0	0	0	1	0	Bank 2 only
0	0	0	1	1	Bank 3 only
0	0	1	0	0	Bank 4 only
0	0	1	0	1	Bank 5 only
0	0	1	1	0	Bank 6 only
0	0	1	1	1	Bank 7 only
0	1	0	0	0	Bank 8 only
0	1	0	0	1	Bank 9 only
0	1	0	1	0	Bank 10 only
0	1	0	1	1	Bank 11 only
0	1	1	0	0	Bank 12 only
0	1	1	0	1	Bank 13 only
0	1	1	1	0	Bank 14 only
0	1	1	1	1	Bank 15 only
1	Valid	Valid	Valid	Valid	All Banks



### 7.3.2.1 Pre-Charge Operation (cont'd)

The Precharge command can be issued after  $BL/n + t_{RBTP}$  has been satisfied when bank organization is 16B mode. Refer to 8.2 for the command constraints tables for other modes (BG and 8B mode). However, Precharge cannot be issued until after  $t_{RAS}$  is satisfied. A new bank Activate command can be issued to the same bank after the row Precharge time ( $t_{RP}$ ) has elapsed. The minimum Read-to- Precharge time must also satisfy a minimum analog time from the rising clock edge the Read command. For LPDDR5 Read-to-Precharge timings, see Figure 99.




NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 99 — Burst Read Followed by Precharge: 16B Mode, CKR = 4:1, BL=16**

### 7.3.2.1 Pre-Charge Operation (cont'd)




NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 100 — Burst Read Followed by Precharge: 16B Mode, CKR = 4:1, BL=32**

LPDDR5-SDRAM devices write data to the memory array in prefetch multiples. An internal Write operation can only begin after a prefetch group has been clocked, so tWR starts at the prefetch boundaries. The minimum Write-to-Precharge time for commands to the same bank is  $WL + BL/n + 1 + tWR$  clock cycles when bank organization is 16B mode. Refer to 8.2 for the command constraints table for other modes (BG and 8B mode).

### 7.3.2.1 Pre-Charge Operation (cont'd)



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 tWR starts at the rising edge of CK\_t after WL + BL/n + 1nCK from Write command.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 101 — Burst Write Followed by Precharge: 16B Mode, CKR = 4:1, BL=16**

### 7.3.2.2 Auto-Precharge Operation


When a Read, Write, or Masked Write command is issued to the device, the AP bit (CA6) can be set to enable the activated bank to automatically begin Precharge at the earliest possible moment during the burst Read, Write, or Masked Write cycle.

If AP is LOW when the Read, Write, and Masked Write command is issued, then the normal Read, Write, or Masked Write burst operation is executed and the bank remains activated at the completion of the burst.

If AP is HIGH when the Read, Write, or Masked Write command is issued, the Auto-Precharge function is engaged. This feature enables the Precharge operation to be partially or completely hidden during burst Read cycles (dependent upon Read or Write latency), thus improving system performance for random data access. Read with Auto Precharge or Write/Mask Write with Auto Precharge commands may be issued after tRCD has been satisfied. The LPDDR5 SDRAM RAS Lockout feature will schedule the internal Precharge to assure that tRAS is satisfied.

tRC needs to be satisfied prior to issuing subsequent Activate commands to the same bank. Figure 102 shows example of RAS lock function.

7.3.2.2 Auto-Precharge Operation (cont'd)




NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 102 — Command Input Timing with RAS Lock

### 7.3.2.2.1 Delay Time from Write to Read with Auto Precharge

In the case of write command followed by Read with auto-Precharge, the controller must satisfy  $t_{WR}$  for the write command before initiating the SDRAM internal auto-Precharge. This means that  $(t_{WTR} + BL/n + nRBTP)$  should be equal or longer than  $(t_{WR} + 1nCK)$  when SDRAM bank organization is 16B. Refer to 8.2 for the command constraints table for other modes (BG and 8B mode). Refer to Figure 103 for details.



NOTE 1  $t_{WTR}$  starts at the rising edge of CK<sub>t</sub> after WL + BL/n from Write command.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 103 — Delay Time from Write to Read with Auto Precharge: 16B Mode**


7.3.2.2.2 Burst Read with Auto-Precharge

If AP is HIGH when a Read command is issued, the Read with Auto-Precharge function is engaged. An internal Precharge procedure starts a following delay time after the Read command. The delay time depends on the bank organization.

Refer to 8.2 for the command constraints table for actual delay time from Read with Auto-Precharge.

For LPDDR5 Auto-Precharge calculations, see Table 220. Following an Auto-Precharge operation, an Activate command can be issued to the same bank if the following two conditions are both satisfied:

- a. The RAS Precharge time ( $t_{RP}$ ) has been satisfied from the clock at which the Auto- Precharge began,  
or
- b. The RAS cycle time ( $t_{RC}$ ) from the previous bank activation has been satisfied.



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 104 — Burst Read with Auto-Precharge: 16B Mode

### 7.3.2.2.3 Burst Write with Auto-Precharge

If AP is HIGH when a Write command is issued, the Write with Auto-Precharge function is engaged. The device starts an Auto-Precharge on the rising edge  $nWR$  cycles after the completion of the Burst Write.

Following a Write with Auto-Precharge, an Activate command can be issued to the same bank if the following conditions are met:

- The RAS Precharge time ( $tRP$ ) has been satisfied from the clock at which the Auto-Precharge began, and
- The RAS cycle time ( $tRC$ ) from the previous bank activation has been satisfied.



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 105 — Burst Write with Auto- Precharge: 16B Mode

**7.3.2.2.3 Burst Write with Auto-Precharge (cont'd)****Table 220 — Timing Between Commands (PRECHARGE and Auto-PRECHARGE) : DQ ODT is Disable**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
READ BL=32 BG mode	PER BANK REFRESH (to same bank as Read)	illegal	-	
	ALL BANK REFRESH	illegal	-	
READ BL = 16 BG mode BL = 16 16Bank mode BL=32 8Bank mode	PER BANK REFRESH (to same bank as Read)	illegal	-	
	ALL BANK REFRESH	illegal	-	
WRITE BL=16 & 32	PER BANK REFRESH (to same bank as Write)	illegal	tCK	
	ALL BANK REFRESH	illegal	tCK	
MASK-WR BL = 16 BG mode BL = 16 16Bank mode BL=32 8Bank mode	PER BANK REFRESH (to same bank as MAK-WR)	illegal	tCK	
	ALL BANK REFRESH	illegal	tCK	

**7.4 Read/Write Operation****7.4.1 Read and Write Access Operations**

TBD

**7.4.2 Read Preamble and Postamble**

TBD



### 7.4.3 Burst Read Operation

An LPDDR5 SDRAM requires to be in WCK2CK synchronization state before internal read operation starts. For read operations, WCK must be driven at least  $tWCKPRE\_Static + tWCKPRE\_Toggle\_RD$  before the read DQ burst. LPDDR5 SDRAM will have a WCK post-amble following MR10 OP[3:2], after completing all read DQ burst.


#### 7.4.3.1 Read Timing

A read command is initiated with CS, and CA[6:0] asserted to the proper state at the rising and falling edges of CK, as defined by the Command Truth Table, Table 201.

In BG and 16B mode, Read burst order is controlled by burst order bit, B3 at BL16 and burst order bit B3 and C0 at BL32. On the other hands, in 8B mode, Read burst order is controlled by B3 and B4. All burst sequence is making the starting column burst address be a multiple of eight (ex. 0x0, 0x8, 0x10 or 0x18).

The read latency (RL) is defined from the rising edge of the CK<sub>t</sub> that starts a read command to the rising edge of the CK<sub>t</sub> from which ( $tWCK2CK + tWCK2DQO$ ) is measured. The first valid data is available of  $RL * tCK + tWCK2CK + tWCK2DQO$  after the CK<sub>t</sub> rising edge of a read command. WCK is driven by SDRAM controller  $tWCKPRE\_Static + tWCKPRE\_Toggle\_RD$  before the first valid read data starts. The  $tWCKENL\_RD + tWCKPRE\_Static + tWCKPRE\_Toggle\_RD$  is dependent on operating frequency and the value is summarized in Table 205, Table 206, and Table 208. The DQ-data is valid for tQW (DQ output window) and the controller must periodically train its internal capture clock to stay centered in the tQW window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the controller on successive edges of WCK until the 16 or 32 bit data burst is complete. The WCK must remain active (toggling) for tWCKPST (WCK post-amble) after the completion of the burst read. After a burst READ operation, tRBTP must be satisfied before a PRECHARGE command to the same bank can be issued.

### 7.4.3.1 Read Timing (cont'd)




NOTE 1 tWCK2CK is not 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 106 — Burst Read Operation: BG Mode, CKR=4:1**

### 7.4.3.2 Read to Read Operation without Additional WCK2CK-sync

Figure 107 shows timing diagram of back to back read operation with BL/n. The CAS command with WCK2CK-sync is issued before the first read command, making the SDRAM in WCK2CK-sync state. Only one CAS command with WCK2CK-sync before the first read command is required, because the WCK2CK-sync state continues until  $RL + BL/n_{max} + RD(tWCKPST/tCK)$ .




NOTE 1 tWCK2CK is not 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 107 — Back to Back Read Operation with BL/n, BG Mode, CKR = 4:1, tRPST = 4.5tWCK, tWCKPST = 6.5tWCK**

### 7.4.3.2 Read to Read Operation without Additional WCK2CK-sync (cont'd)

When command gap between two read commands is larger than  $BL/n$ , second read command can be issued without additional CAS command with WCK2CK-sync until  $RL + BL/n_{max} + RD(tWCKPST/tCK)$ . In Figure 108, if the second read command is given before  $Tc6$ , SDRAM is still in WCK2CK-sync state, and additional CAS command with WCK2CK-sync is not required. To keep SDRAM in WCK2CK-sync state, WCK is required to toggle at full-rate from  $Tb1$  to  $Tc6 + RL + BL/n_{max} + RD(tWCKPST/tCK)$ . The second read command also extends the duration SDRAM stays in WCK2CK-sync by another  $RL + BL/n_{max} + RD(tWCKPST/tCK)$ . Therefore, additional CAS command with WCK2CK-sync will not be required if another read command is given before  $Td8$ .




NOTE 1 tWCK2CK is not 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 108 — Back to Back Read Operation without Additional WCK2CK Sync Sequence, BG Mode, CKR = 4:1, tWCKPST = 6.5tWCK**

### 7.4.3.3 Read to Read Operation with Additional WCK2CK-sync

When command gap between two read commands is larger than  $RL + BL/n\_max + RD(tWCKPST/tCK)$ , a new WCK2CK-sync sequence is required. Figure 109 shows the case when the command gap between two read commands are larger than  $RL + BL/n\_max + RD(tWCKPST/tCK)$ . In this case a new CAS command with WCK2CK\_Sync=1 at Td0 for next read command is required.




NOTE 1 tWCK2CK is not 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 109 — Back to Back Read Operation with Additional WCK2CK Sync Sequence, BG Mode, CKR = 4:1, tWCKPST = 6.5tWCK**

### 7.4.3.4 Read Operation Followed by Write Operation

If a write command following a read command is issued before  $RL + BL/n\_max + RD(tWCKPST/tCK)$  from the previous command, additional CAS command with WCK2CK-sync is not required and WCK must keep toggle at its full-rate until the write DQ operation is completed and  $tWCKPST$  is satisfied. This case is shown in Figure 110.




NOTE 1  $tWCK2CK$  is not 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 110 — Read Operation followed by Write Operation without Additional WCK2CK-sync Sequence, BG Mode, CKR = 4:1,  $tWCKPST = 6.5tWCK$**

#### 7.4.3.4 Read Operation Followed by Write Operation (cont'd)

However, an additional WCK2CK-sync sequence is required if the command gap is larger than  $RL + BL/n_{\max} + RD(tWCKPST/tCK)$  because WCK2CK-sync state expires. In this case a CAS command with WCK2CK\_Sync=1 must be given before the following write command as shown in Figure 111.



NOTE 1  $tWCK2CK$  is not 0ps in this instance.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.


**Figure 111 — Read Operation Followed by Write Operation with Additional WCK2CK-sync Sequence, BG Mode,  
CKR = 4:1,  $tWCKPST = 6.5tWCK$**

#### 7.4.4 READ Burst End to PRECHARGE Delay (tRBTP)

LPDDR5 device defines tRBTP as a delay from READ Burst end (BL/n\_min from READ command) to a PRECHARGE command to specify the timing start point of tRBTP consistently over different Burst Length, WCK:CK ratio and Bank/BG mode setting.

Table 221 — Core Timing (tRBTP)


Parameter	Symbol	Min / Max	WCK:CK Ratio	WCK frequency (MHz)										Unit
				267	533	800	1067	1375	1600	1867	2134	2400	2750	
READ Burst end to PRECHARGE command delay	tRBTP	Min	2:1	Max(7.5ns, 4nCK) – 4nCK						N/A				ns
			4:1	Max[7.5ns, 2nCK] – 2nCK										



NOTE 1 WCK:CK = 4:1, BL16, BG mode

NOTE 2 BL/n\_min = 2\*tCK (IO speed > 3200Mbps)


Figure 112 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks



NOTE 1 WCK:CK = 4:1, BL16, 16B mode

NOTE 2 BL/n\_min = 2\*tCK (IO speed ≤ 3200Mbps)

Figure 113 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks



NOTE 1 WCK:CK = 4:1, BL32, 8B mode

NOTE 2 BL/n\_min = 4\*tCK (IO speed > 3200Mbps)

Figure 114 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks



#### 7.4.4 READ Burst End to PRECHARGE Delay (tRBTP) (cont'd)




Figure 115 — Example of READ Burst End to PRECHARGE Command Delay for Same Banks

#### 7.4.5 RDQS Mode

For device operation at high clock frequencies, LPDDR5 SDRAM may be set into RDQS mode in which a READ DATA STROBE (or a pair of READ DATA STROBE) will be sent on RDQS\_c pin and RDQS\_t pin along with the READ data. SoC will use a single-ended RDQS or a differential RDQS to latch the READ data.

##### 7.4.5.1 RDQS Timing

Read timing with RDQS mode enabled is shown in Figure 116. Except the additional RDQS timing, all the timings are same as those of READ operation (7.4.3). RDQS-related parameters, tDQSQ, tRPRE and tRPST are defined in Table 222.

RDQS is assumed as a differential pair, RDQS\_t and RDQS\_c in Figure 116.

The read latency (RL) is defined from the rising edge of the clock that starts a read command to the rising edge of the clock from which tWCK2DQO is measured. The first valid data is available for  $RL \cdot tCK + tWCK2CK + tWCK2DQO$  after the clock rising edge of a read command.

The first latching edge of RDQS will start later than the first valid data with "tDQSQ" delay and tDQSQ is a known parameter in LPDDR4.

RDQS requires a pre-amble prior at the first latching edge (the rising edge of RDQS with the first valid data), and it requires a post-amble after the last latching edge. The pre-amble (tRPRE) and post-amble (tRPST) time lengths are defined as parameters can be set via mode register writes (MRW).

7.4.5.1 RDQS Timing (cont'd)





Figure 116 — Read Timing with RDQS and Related Timing Parameters: BG Mode, CKR=4:1

### 7.4.5.2 RDQS Related Functionalities

LPDDR5 SDRAM supports both a single-ended RDQS and a differential RDQS to help SoC to optimize power and performance. RDQS configuration is selected via mode register writes (MRW).

RDQS\_t or RDQS\_c is used to send a read data strobe in a single-ended RDQS mode. RDQS\_c and RDQS\_t are used to send read data strobes in a differential RDQS mode.

The examples of RDQS settings are shown in Figure 117, Figure 118 and Figure 119.




NOTE 1 MR20 OP[1:0] = 10<sub>B</sub>: RDQS\_t and RDQS\_c enabled.

NOTE 2 tWCK2CK is 0ps in this instance.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 117 — Read Timing with Differential RDQS Mode: BG Mode, CKR=4:1

### 7.4.5.2 RDQS Related Functionalities (cont'd)




NOTE 1 MR20 OP[1:0] = 01<sub>B</sub>: RDQS\_t enabled and RDQS\_c disabled.

NOTE 2 tWCK2CK is 0ps in this instance.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 4 CK\_c and WCK\_c should be maintained at a valid logic level.

**Figure 118 — Read Timing with Single-ended RDQS\_t Mode: BG Mode, CKR=4:1**



NOTE 1 MR20 OP[1:0] = 11<sub>B</sub>: RDQS\_t disabled and RDQS\_c enabled.

NOTE 2 tWCK2CK is 0ps in this instance.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 4 CK\_c and WCK\_t should be maintained at a valid logic level.

**Figure 119 — Read Timing with Single-ended RDQS\_c Mode: BG Mode, CKR=4:1**

### 7.4.5.3 Mode Registers for RDQS

The length and type of RDQS pre-amble can be determined by MR10 OP[5:4] and OP[1].

The length of RDQS post-amble can be determined by MR10 OP[7:6]. The specific number is TBD.


RDQS mode configuration can also be changed by MR20 OP[1:0]. When OP[1:0]=00 at MR20, RDQS mode will not be supported and SOC should latch the read data with its own internal clock. Single-ended RDQS mode and differential RDQS mode can be selected by setting OP[1:0] to 01, 10, and 11 each.

**Table 222 — RDQS Timing Parameters**

Parameters	Symbol	Min/ Max	Value	Unit	Note
READ preamble	tRPRE	Min	TBD	tWCK	
READ postamble	tRPST	Min	TBD	tWCK	
RDQS_c low impedance time from CK_t, CK_c	tLZ(DQS)	Min	TBD	ps	
RDQS_c high impedance time from CK_t, CK_c	tHZ(DQS)	Max	TBD	ps	
RDQS-DQ skew	tDQSQ	Max	TBD	ps	

#### 7.4.5.4 RDQS Pattern Definition

LPDDR5 device requires MR20 OP[1:0] non zero to enable RDQS operation. The RDQS strobe provides a pre-amble pattern prior to the first latching edge (the rising edge of RDQS with data valid), and it also provides a post-amble pattern after the last latching edge. The pre-amble and post-amble length and type are set to MR10 via Mode Register Write commands. In Read to Read operations with BL/n, post-amble for 1st Read command and preamble for 2nd Read command will disappear to create consecutive RDQS latching edge for seamless burst operations. But in the case of Read to Read operations with command interval of  $BL/n + k*nCK$ , they will not completely disappear because it's not seamless burst operations. Timing diagrams and RDQS pattern definition tables in this material describe RDQS post-amble and pre-amble merging behavior in Read to Read operations with  $BL/n + k*nCK$ .




NOTE 1 WCK:CK = 4:1, >3200Mbps, BG Mode

NOTE 2 tRPST=4\*tWCK toggle, tRPST=2.5\*tWCK static

Figure 120 — READ16 to READ16 2nCK Gap Operation: CKR (WCK vs. CK) = 4:1, tRPST=2.5nWCK

#### 7.4.5.4 RDQS Pattern Definition (cont'd)



NOTE 1 WCK:CK = 4:1, >3200Mbps, BG Mode

NOTE 2 tRPST=4\*tWCK toggle, tRPST=2.5\*tWCK static

**Figure 121 — BG Mode Read32 Operation: CKR (WCK vs. CK) = 4:1, tRPST=2.5nWCK**

#### 7.4.5.4 RDQS Pattern Definition (cont'd)

**Table 223 — RDQS Pattern Definition in Case READ to READ Command Timing**  
is BL/n + k\*nCK (k=1, 2)<sup>1,2,3,4,5</sup>

RDQS PST MR10 OP[0] & OP[7:6]	RDQS PRE MR10 OP[5:4,1]	1nCK(4nWCK) Gap				2nCK(8nWCK) Gap							
		WCK Cycle Number				WCK Cycle Number							
		1	2	3	4	1	2	3	4	5	6	7	8
4.5*tWCK Static	tRDQS_PRE + 4*tWCK Toggle	T	T	T	T	S	S	S	S	T	T	T	T
	Static: tRDQS_PRE+2*tWCK, Toggle: 2*tWCK	S	S	T	T	S	S	S	S	S	S	T	T
	4*tWCK Toggle	T	T	T	T	S	S	S	S	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	S	S	T	T	S	S	S	S	S	S	T	T
	4*tWCK Static	S	S	S	S	S	S	S	S	S	S	S	S
2.5*tWCK Static	tRDQS_PRE + 4*tWCK Toggle	T	T	T	T	S	S	S	S	T	T	T	T
	Static: tRDQS_PRE+2*tWCK, Toggle: 2*tWCK	S	S	T	T	S	S	S	S	S	S	T	T
	4*tWCK Toggle	T	T	T	T	S	S	Hi.Z	Hi.Z	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	S	S	T	T	S	S	Hi.Z	Hi.Z	S	S	T	T
	4*tWCK Static	S	S	S	S	S	S	Hi.Z	Hi.Z	S	S	S	S
0.5*tWCK Static	tRDQS_PRE + 4*tWCK Toggle	T	T	T	T	X	X	S	S	T	T	T	T
	Static: tRDQS_PRE+2*tWCK, Toggle: 2*tWCK	S	S	T	T	X	X	S	S	S	S	T	T
	4*tWCK Toggle	T	T	T	T	Hi.Z	Hi.Z	Hi.Z	Hi.Z	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	S	S	T	T	Hi.Z	Hi.Z	Hi.Z	Hi.Z	S	S	T	T
	4*tWCK Static	S	S	S	S	Hi.Z	Hi.Z	Hi.Z	Hi.Z	S	S	S	S
4.5*tWCK Toggle	tRDQS_PRE + 4*tWCK Toggle	T	T	T	T	T	T	T	T	T	T	T	T
	Static: tRDQS_PRE+2*tWCK, Toggle: 2*tWCK	T	T	T	T	T	T	T	T	S	S	T	T
	4*tWCK Toggle	T	T	T	T	T	T	T	T	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	T	T	T	T	T	T	S	S	T	T
	4*tWCK Static	T	T	T	T	T	T	T	T	S	S	S	S
2.5*tWCK Toggle	tRDQS_PRE + 4*tWCK Toggle	T	T	T	T	T	T	S	S	T	T	T	T
	Static: tRDQS_PRE+2*tWCK, Toggle: 2*tWCK	T	T	T	T	T	T	S	S	S	S	T	T
	4*tWCK Toggle	T	T	T	T	T	T	Hi.Z	Hi.Z	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	T	T	T	T	Hi.Z	Hi.Z	S	S	T	T
	4*tWCK Static	T	T	S	S	T	T	Hi.Z	Hi.Z	S	S	S	S
0.5*tWCK Toggle	tRDQS_PRE + 4*tWCK Toggle	T	T	T	T	X	X	S	S	T	T	T	T
	Static: tRDQS_PRE+2*tWCK, Toggle: 2*tWCK	S	S	T	T	X	X	S	S	S	S	T	T
	4*tWCK Toggle	T	T	T	T	Hi.Z	Hi.Z	Hi.Z	Hi.Z	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	S	S	T	T	Hi.Z	Hi.Z	Hi.Z	Hi.Z	S	S	T	T
	4*tWCK Static	S	S	S	S	Hi.Z	Hi.Z	Hi.Z	Hi.Z	S	S	S	S



**is BL/n + k\*nCK (k=1, 2)<sup>1,2,3,4,5</sup> (cont'd)**

NOTE 1 RDQS pattern abbreviation: S(Static), T(Toggle), X(Static or DRAM Tx is turned off), Hi.Z (DRAM Tx is turned off).

NOTE 2 CKR(WCK:CK) is 4:1.

NOTE 3 MR10 OP[5:4,1]=110<sub>B</sub>, 001<sub>B</sub>, 011<sub>B</sub>, 101<sub>B</sub> and 111<sub>B</sub> (tRDQS\_PRE + 4\*tWCK Toggle or Static: tRDQS\_PRE+2\*tWCK, Toggle: 2\*tWCK) can be supported over 3200Mbps operation.

NOTE 4 RDQS PRE-2: Static: tRDQS\_PRE+2\*tWCK, Toggle: 2\*tWCK (MR10 OP[1]=1<sub>B</sub>) is only supported the LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>).

NOTE 5 If NT-ODT function is enabled, RDQS status between Read and Read command where highlighted by yellow background in the table will be either of below.

- Both RDQS\_t and RDQS\_c are Hi.Z.
- Both RDQS\_t and RDQS\_c are Low.

**is BL/n + k\*nCK (k=1, 2, 3)<sup>1,2,3</sup>**

RDQS PST MR10 OP[0] & OP[7:6]	RDQS PRE MR10 OP[5:4]	1nCK(2nWCK) Gap		2nCK(4nWCK) Gap				3nCK(6nWCK) Gap					
		WCK Cycle Number		WCK Cycle Number				WCK Cycle Number					
		1	2	1	2	3	4	1	2	3	4	5	6
4.5*tWCK Static	4*tWCK Toggle	T	T	T	T	T	T	S	S	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	S	S	T	T	S	S	S	S	T	T
	4*tWCK Static	S	S	S	S	S	S	S	S	S	S	S	S
2.5*tWCK Static	4*tWCK Toggle	T	T	T	T	T	T	S	S	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	S	S	T	T	S	S	S	S	T	T
	4*tWCK Static	S	S	S	S	S	S	S	S	S	S	S	S
0.5*tWCK Static	4*tWCK Toggle	T	T	T	T	T	T	Hi.Z	Hi.Z	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	S	S	T	T	Hi.Z	Hi.Z	S	S	T	T
	4*tWCK Static	S	S	S	S	S	S	Hi.Z	Hi.Z	S	S	S	S
4.5*tWCK Toggle	4*tWCK Toggle	T	T	T	T	T	T	T	T	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	T	T	T	T	T	T	T	T	T	T
	4*tWCK Static	T	T	T	T	T	T	T	T	T	T	S	S
2.5*tWCK Toggle	4*tWCK Toggle	T	T	T	T	T	T	T	T	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	T	T	T	T	T	T	S	S	T	T
	4*tWCK Static	T	T	T	T	S	S	T	T	S	S	S	S
0.5*tWCK Toggle	4*tWCK Toggle	T	T	T	T	T	T	Hi.Z	Hi.Z	T	T	T	T
	2*tWCK Static + 2*tWCK Toggle	T	T	S	S	T	T	Hi.Z	Hi.Z	S	S	T	T
	4*tWCK Static	S	S	S	S	S	S	Hi.Z	Hi.Z	S	S	S	S

NOTE 1 RDQS pattern abbreviation: S(Static), T(Toggle), X(Static or DRAM Tx is turned off), Hi.Z (DRAM Tx is turned off).

NOTE 2 CKR(WCK:CK) is 2:1.

NOTE 3 If NT-ODT function is enabled, RDQS status between Read and Read command where highlighted by yellow background in the table will be either of below.

- Both RDQS\_t and RDQS\_c are Hi.Z.
- Both RDQS\_t and RDQS\_c are Low.

#### 7.4.6 Write Preamble and Postamble

TBD


#### 7.4.7 Burst Write Operation

An LPDDR5 SDRAM requires to be in WCK2CK synchronization state before the internal write operation starts. For WRITE operations, WCK must be driven at least  $t_{WCKPRE\_Static} + t_{WCKPRE\_Toggle\_WR}$  before the write DQ burst. LPDDR5 will have a WCK post-amble following MR10 OP[3:2] after completing all write DQ burst.

##### 7.4.7.1 Write Timing

A WRITE command is initiated with CS, and CA[6:0] asserted to the proper state at the rising and falling edges of CK<sub>t</sub>, as defined by the Command Truth Table. LPDDR5 SDRAM write command does not support burst ordering, so that the starting column burst address is always aligned with a 32B boundary. The write latency (WL) is defined from the rising edge of the CK<sub>t</sub> that starts a write command to the rising edge of the CK<sub>t</sub> from which  $t_{WCK2DQI}$  is measured. The first valid “latching” edge of WCK must be driven  $WL * t_{CK} + t_{WCK2CK}$  after the rising edge of CK<sub>t</sub> that completes a write command. The LPDDR5-SDRAM uses an un-matched WCK-DQ path for lower power, so the WCK must arrive at the SDRAM ball prior to the DQ signal by the amount of  $t_{WCK2DQI}$ . WCK is driven by SDRAM controller  $t_{WCKPRE\_Static} + t_{WCKPRE\_Toggle\_WR}$  before the first valid rising strobe edge. The  $t_{WCKPRE\_Static} + t_{WCKPRE\_Toggle\_WR}$  dependent on operating frequency and the amount is summarized in Table 204. The WCK must be trained to arrive at the DQ pad center-aligned with the DQ-data. The DQ-data must be held for  $t_{DIVW}$  (data input valid window) and the WCK must be periodically trained to stay centered in the  $t_{DIVW}$  window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the SDRAM on successive edges of WCK until the 16 or 32 bit data burst is complete. The WCK must remain active (toggling) for  $t_{WCKPST}$  (WCK post-amble) after the completion of the burst WRITE. After a burst WRITE operation,  $1nCK + t_{WR}$  must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of WCK<sub>t</sub> and WCK<sub>c</sub>.

### 7.4.7.1 Write Timing (cont'd)




NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 122 — Burst Write Operation: 16B Mode, CKR=4:1,  $t_{WCKPST}=2.5t_{WCK}$**

### 7.4.7.2 Write to Write Operation without Additional WCK2CK-sync

Figure 123 shows timing diagram of back to back write operation with  $BL/n$ . The CAS command with WCK2CK-sync is issued before the first write command, making the SDRAM in WCK2CK-sync state. Only one CAS WCK2CK-sync command before the first write command is required, because the WCK2CK-sync state continues until  $WL + BL/n\_max + RD(t_{WCKPST}/t_{CK})$ .




NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 123 — Back to Back Write Operation with  $BL/n$ : 16B Mode, WCK:CK = 4:1,  $t_{WCKPST}=2.5t_{WCK}$**

### 7.4.7.2 Write to Write Operation without Additional WCK2CK-sync (cont'd)

When the command gap between two write commands is larger than  $BL/n$ , a second write command can be issued without additional WCK2CK-sync command until  $WL + BL/n_{\text{max}} + RD(tWCKPST/tCK)$ . In Figure 124, if the second write command is given before  $T_{c2}$ , SDRAM is still in WCK2CK-sync state, and additional CAS command with WCK2CK-sync is not required. To keep SDRAM in WCK2CK-sync state, WCK is required to toggle at full-rate from  $T_{b1}$  to  $T_{d0} + tWCKPST$ . The second write command also extends the duration SDRAM stays in WCK2CK-sync by another  $WL + BL/n_{\text{max}} + RD(tWCKPST/tCK)$ . Therefore, additional CAS command with WCK2CK-sync will not be required if another write command is given before  $T_{d2}$ .




NOTE 1  $tWCKPST = 2.5tWCK$ ,  $RD(tWCKPST/tCK) = 0$ .

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 124 — Back to Back Write Operation without Additional WCK2CK-sync Sequence:  
16B Mode, WCK:CK = 4:1,  $tWCKPST = 2.5tWCK$**

### 7.4.7.3 Write to Write Operation with Additional WCK2CK-sync

When the command gap between two write commands is larger than  $WL + BL/n\_max + RD(tWCKPST/tCK)$ , a new WCK2CK synchronization sequence is required. Figure 125 shows the case when the command gap between two write commands is larger than  $WL + BL/n\_max + RD(tWCKPST/tCK)$ . In this case, a new CAS command with WCK2CK\_Sync=1 at Tc3 for next write command.




NOTE 1  $tWCKPST = 2.5tWCK$ ,  $RD(tWCKPST/tCK) = 0$ .

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 125 — Back To Back Write Operation Requiring a New WCK2CK-sync Sequence: 16B Mode, WCK:CK = 4:1,  $tWCKPST = 2.5tWCK$**

#### 7.4.7.4 Write Operation Followed By Read Operation

When a read command follows a write command, the minimum gap between two commands is defined as  $\min(tWTR)$ .  $tWTR$  is measured from the rising edge of the  $CK\_t$  that satisfies  $WL + BL/n$  in 16Bank mode and 8Bank mode.  $tWTR\_L$  (Same BG) /  $tWTR\_S$  (Different BG) is measured from the rising edge of the  $CK\_t$  that satisfies  $WL + BL/n\_max$  (Same BG) /  $WL + BL/n\_min$  (Different BG) respectively after a write command to the following read command. Therefore, an LPDDR5 SDRAM always loses WCK2CK-sync information in write to read turn around, requiring a new WCK2CK synchronization sequence for the following write command. Figure 126 illustrates this case.



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 126 — Write Operation Followed by Read Operation with Additional WCK2CK-sync Sequence: 16B Mode, WCK:CK = 4:1,  $tWCKPST = 2.5tWCK$ )**

## 7.4.8 Read and Write Latency

### 7.4.8.1 Read and Read-to-Precharge Latencies

Latencies related to Read timing are measured from the rising edge of CK<sub>t</sub> that begins the Read command. The Read Latencies depends on the settings of DVFSC, Enhanced DVFSC and Read Link ECC Disable/Enable.

For each MR2 OP[3:0] setting, device operation at less than the CK lower limit or higher than the CK upper limit is illegal.

**Table 225 - Read Latencies for Read Link ECC Off Case**  
(DVFSC Disabled and Enhanced DVFS Disabled)<sup>1,2,3</sup>

MR2 OP[3:0]	Data Rate Lower Limit (Mbps)	Data Rate Upper Limit (Mbps)	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	Read Latency			nRBTP [nCK]
						Set 0	Set 1	Set 2	
0000 <sub>B</sub>	40	533	2:1	10	133	6	6	6	0
0001 <sub>B</sub>	533	1067		133	267	8	8	8	0
0010 <sub>B</sub>	1067	1600		267	400	10	10	12	0
0011 <sub>B</sub>	1600	2133		400	533	12	14	14	0
0100 <sub>B</sub>	2133	2750		533	688	16	16	18	2
0101 <sub>B</sub>	2750	3200		688	800	18	20	20	2
0000 <sub>B</sub>	40	533	4:1	5	67	3	3	3	0
0001 <sub>B</sub>	533	1067		67	133	4	4	4	0
0010 <sub>B</sub>	1067	1600		133	200	5	5	6	0
0011 <sub>B</sub>	1600	2133		200	267	6	7	7	0
0100 <sub>B</sub>	2133	2750		267	344	8	8	9	1
0101 <sub>B</sub>	2750	3200		344	400	9	10	10	1
0110 <sub>B</sub>	3200	3733		400	467	10	11	12	2
0111 <sub>B</sub>	3733	4267		467	533	12	13	14	2
1000 <sub>B</sub>	4267	4800		533	600	13	14	15	3
1001 <sub>B</sub>	4800	5500		600	688	15	16	17	4
1010 <sub>B</sub>	5500	6000		688	750	16	17	19	4
1011 <sub>B</sub>	6000	6400		750	800	17	18	20	4
1100 <sub>B</sub>	6400	7500		800	937.5	20	22	24	6
1101 <sub>B</sub>	7500	8533		937.5	1066.5	23	25	26	6

NOTE 1 The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL, or nRBTP value.

NOTE 2 The programmed value of nRBTP is the number of clock cycles the LPDDR5 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP(Auto Precharge). It is determined by RU(tRBTP/tCK).

NOTE 3 Some operating features can affect Read Latency:

Feature	Description
1	Byte Mode
2	Read DBI and/or Read Data Copy

RL Set 0 applies when no features are enabled.

RL Set 1 applies when one feature is enabled (1 or 2).

RL Set 2 applies when two features are enabled.

**Table 226 — Read Latencies for Read Link ECC Off Case  
(DVFSC Enabled and Enhanced DVFSC Disabled)<sup>1,2,3</sup>**

MR2 OP[3:0]	Data Rate Lower Limit (Mbps)	Data Rate Upper Limit (Mbps)	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	Read Latency			nRBTP [nCK]
						Set 0	Set 1	Set 2	
0000 <sub>B</sub>	40	533	2:1	10	133	6	6	6	0
0001 <sub>B</sub>	533	1067		133	267	8	10	10	0
0010 <sub>B</sub>	1067	1600		267	400	12	12	14	0
0000 <sub>B</sub>	40	533	4:1	5	67	3	3	3	0
0001 <sub>B</sub>	533	1067		67	133	4	5	5	0
0010 <sub>B</sub>	1067	1600		133	200	6	6	7	0

NOTE 1 The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL, or nRBTP value.

NOTE 2 The programmed value of nRBTP is the number of clock cycles the LPDDR5 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP(Auto Precharge). It is determined by RU(tRBTP/tCK).

NOTE 3 Some operating features can affect Read Latency:

Feature	Description
1	Byte Mode
2	Read DBI and/or Read Data Copy

RL Set 0 applies when no features are enabled.

RL Set 1 applies when one feature is enabled (1 or 2).

RL Set 2 applies when two features are enabled.



### 7.4.8.1 Read and Read-to-Precharge Latencies (cont'd)

**Table 227 — Read Latencies for Read Link ECC Off Case  
(DVFSC Disabled and Enhanced DVFS Enabled)<sup>1,2,3</sup>**

MR2 OP[3:0]	Data Rate Lower Limit (Mbps)	Data Rate Upper Limit (Mbps)	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	Read Latency			nRBTP [nCK]
						Set 0	Set 1	Set 2	
0000 <sub>B</sub>	40	533	2:1	10	133	6	6	6	0
0001 <sub>B</sub>	533	1067		133	267	9	10	10	0
0010 <sub>B</sub>	1067	1600		267	400	13	13	14	0
0011 <sub>B</sub>	1600	2133		400	533	16	16	20	2
0100 <sub>B</sub>	2133	2750		533	688	20	20	24	3
0101 <sub>B</sub>	2750	3200		688	800	24	24	28	4
0000 <sub>B</sub>	40	533	4:1	5	67	3	3	3	0
0001 <sub>B</sub>	533	1067		67	133	5	5	5	0
0010 <sub>B</sub>	1067	1600		133	200	7	7	7	0
0011 <sub>B</sub>	1600	2133		200	267	8	8	10	1
0100 <sub>B</sub>	2133	2750		267	344	10	10	12	2
0101 <sub>B</sub>	2750	3200		344	400	12	12	14	2

NOTE 1 The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL, or nRBTP value.

NOTE 2 The programmed value of nRBTP is the number of clock cycles the LPDDR5 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP(Auto Precharge). It is determined by  $RU(t_{RBTP}/t_{CK})$ .

NOTE 3 Some operating features can affect Read Latency:

Feature	Description
1	Byte Mode
2	Read DBI and/or Read Data Copy

RL Set 0 applies when no features are enabled.

RL Set 1 applies when one feature is enabled (1 or 2).

RL Set 2 applies when two features are enabled.

<b>MR2 OP[3:0]</b>	<b>Data Rate Lower Limit (Mbps)</b>	<b>Data Rate Upper Limit (Mbps)</b>	<b>WCK:CK Ratio</b>	<b>Lower Clock Frequency Limit (&gt;) (MHz)</b>	<b>Upper Clock Frequency Limit (&lt;=) (MHz)</b>	<b>Read Latency</b>		<b>nRBTP [nCK]</b>
						<b>Set 0</b>	<b>Set 1</b>	
0110 <sub>B</sub>	3200	3733	4:1	400	467	12	13	2
0111 <sub>B</sub>	3733	4267		467	533	13	14	2
1000 <sub>B</sub>	4267	4800		533	600	15	16	3
1001 <sub>B</sub>	4800	5500		600	688	17	18	4
1010 <sub>B</sub>	5500	6000		688	750	18	20	4
1011 <sub>B</sub>	6000	6400		750	800	19	21	4
1100 <sub>B</sub>	6400	7500		800	937.5	23	24	6
1101 <sub>B</sub>	7500	8533		937.5	1066.5	26	28	6

**NOTE 1** The LPDDR5 SDRAM device should not be operated at a frequency above the upper frequency limit, or below the lower frequency limit, shown for each RL, or nRBTP value.

**NOTE 2** The programmed value of nRBTP is the number of clock cycles the LPDDR5 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP(Auto Precharge). It is determined by RU(tRBTP/tCK).

**NOTE 3** RL Set 1 applies when the device is byte-mode.

### 7.4.8.2 Write Latency

Write latency is measured from the rising edge of CK\_t that begins the Write command. For each MR1 OP[7:4] setting, device operation at less than the CK lower limit or higher than the CK upper limit is illegal.

**Table 229 — Write Latency<sup>1,2,3,4,5</sup>**

MR1 OP[7:4]	WCK:C K Ratio	Data Rate Range [Mbps]		CK Frequency Range [MHz]		WL		Unit
		Lower Limit (>)	Upper Limit (≤)	Lower Limit (>)	Upper Limit (≤)	Set A	Set B	
0000 <sub>B</sub>	2:1	40	533	10	133	4	4	nCK
0001 <sub>B</sub>	2:1	533	1067	133	267	4	6	nCK
0010 <sub>B</sub>	2:1	1067	1600	267	400	6	8	nCK
0011 <sub>B</sub>	2:1	1600	2133	400	533	8	10	nCK
0100 <sub>B</sub>	2:1	2133	2750	533	688	8	14	nCK
0101 <sub>B</sub>	2:1	2750	3200	688	800	10	16	nCK
0000 <sub>B</sub>	4:1	40	533	5	67	2	2	nCK
0001 <sub>B</sub>	4:1	533	1067	67	133	2	3	nCK
0010 <sub>B</sub>	4:1	1067	1600	133	200	3	4	nCK
0011 <sub>B</sub>	4:1	1600	2133	200	267	4	5	nCK
0100 <sub>B</sub>	4:1	2133	2750	267	344	4	7	nCK
0101 <sub>B</sub>	4:1	2750	3200	344	400	5	8	nCK
0110 <sub>B</sub>	4:1	3200	3733	400	467	6	9	nCK
0111 <sub>B</sub>	4:1	3733	4267	467	533	6	11	nCK
1000 <sub>B</sub>	4:1	4267	4800	533	600	7	12	nCK
1001 <sub>B</sub>	4:1	4800	5500	600	688	8	14	nCK
1010 <sub>B</sub>	4:1	5500	6000	688	750	9	15	nCK
1011 <sub>B</sub>	4:1	6000	6400	750	800	9	16	nCK
1100 <sub>B</sub>	4:1	6400	7500	800	937.5	11	19	nCK
1101 <sub>B</sub>	4:1	7500	8533	937.5	1066.5	12	22	nCK

NOTE 1 The Write Latency applies both x16 and x8 SDRAM.


NOTE 2 The Write latency applies regardless of the following function setting: (Disable/Enable) Byte Mode, Write DBI, Write Data Copy, Link ECC, DVFSC and Enhanced DVFSC.

NOTE 3 Write Latency Set "A" and Set "B" is determined by MR3 OP[5]. When MR3 OP[5]=0<sub>B</sub>, then Write Latency Set "A" should be used. When MR3 OP[5]=1<sub>B</sub>, then Write Latency Set "B" should be used.

NOTE 4 DVFSC is supported up to 1600 Mbps.

NOTE 5 Enhanced DVFSC is supported up to 3200 Mbps.

### 7.4.8.2 Write Latency (cont'd)



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 127 — Write Latency Timing

Write Recovery time (nWR) is measured from the first rising edge of CK\_t that occurs after the last latching edge of WCK. For each MR2 OP[7:4] setting, device operation at less than the CK lower limit or higher than the CK upper limit is illegal.


**Table 230 — nWR Latency<sup>1,2</sup>**

MR2 OP[7:4]	WCK:CK Ratio	Data Rate Range [Mbps]		CK Frequency Range [MHz]		nWR								Unit
		Lower Limit (>)	Upper Limit (≤)	Lower Limit (>)	Upper Limit (≤)	x16 w/o DVFSC w/o Write Link ECC	x8 w/o DVFSC w/o Write Link ECC	x16 w/o DVFSC w Write Link ECC	x8 w/o DVFSC w Write Link ECC	x16 w DVFSC w/o Write Link ECC	x8 w DVFSC w/o Write Link ECC	x16 w Enhanced DVFSC w/o Write Link ECC	x8 w Enhanced DVFSC w/o Write Link ECC	
0000 <sub>B</sub>	2:1	40	533	10	133	5	5	N/A	N/A	6	6	6	6	nCK
0001 <sub>B</sub>	2:1	533	1067	133	267	10	10	N/A	N/A	11	12	11	12	nCK
0010 <sub>B</sub>	2:1	1067	1600	267	400	14	15	N/A	N/A	17	18	17	18	nCK
0011 <sub>B</sub>	2:1	1600	2133	400	533	19	20	N/A	N/A	N/A	N/A	22	23	nCK
0100 <sub>B</sub>	2:1	2133	2750	533	688	24	25	N/A	N/A	N/A	N/A	29	30	nCK
0101 <sub>B</sub>	2:1	2750	3200	688	800	28	29	N/A	N/A	N/A	N/A	33	35	nCK
0000 <sub>B</sub>	4:1	40	533	5	67	3	3	N/A	N/A	3	3	3	3	nCK
0001 <sub>B</sub>	4:1	533	1067	67	133	5	5	N/A	N/A	6	6	6	6	nCK
0010 <sub>B</sub>	4:1	1067	1600	133	200	7	8	N/A	N/A	9	9	9	9	nCK
0011 <sub>B</sub>	4:1	1600	2133	200	267	10	10	N/A	N/A	N/A	N/A	11	12	nCK
0100 <sub>B</sub>	4:1	2133	2750	267	344	12	13	N/A	N/A	N/A	N/A	15	15	nCK
0101 <sub>B</sub>	4:1	2750	3200	344	400	14	15	N/A	N/A	N/A	N/A	17	18	nCK
0110 <sub>B</sub>	4:1	3200	3733	400	467	16	17	18	19	N/A	N/A	N/A	N/A	nCK
0111 <sub>B</sub>	4:1	3733	4267	467	533	19	20	21	22	N/A	N/A	N/A	N/A	nCK
1000 <sub>B</sub>	4:1	4267	4800	533	600	21	22	23	24	N/A	N/A	N/A	N/A	nCK
1001 <sub>B</sub>	4:1	4800	5500	600	688	24	25	27	28	N/A	N/A	N/A	N/A	nCK
1010 <sub>B</sub>	4:1	5500	6000	688	750	26	28	29	31	N/A	N/A	N/A	N/A	nCK
1011 <sub>B</sub>	4:1	6000	6400	750	800	28	29	31	32	N/A	N/A	N/A	N/A	nCK
1100 <sub>B</sub>	4:1	6400	7500	800	937.5	32	34	36	38	N/A	N/A	N/A	N/A	nCK
1101 <sub>B</sub>	4:1	7500	8533	937.5	1066.5	37	39	41	43	N/A	N/A	N/A	N/A	nCK

NOTE 1 The LPDDR5 SDRAM should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each nWR value.

NOTE 2 The programmed value of nWR is the number of clock cycles the LPDDR5 SDRAM uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Precharge). It is determined by RU(tWR/tCK).

### 7.4.8.3 Write Recovery Time (cont'd)



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 128 — Write Recovery Latency Timing**


## 7.4.9 Masked Write

The LPDDR5 SDRAM requires that Write operations which include a byte mask anywhere in the burst sequence must use the Masked Write command. This allows the SDRAM to implement efficient data protection schemes based on larger data blocks. The Masked Write command to the same banks in same bank-group in BG mode or the same banks in 8B/16B mode cannot be issued until  $t_{CCDMW}$  later, to allow the LPDDR5-SDRAM to finish the internal Read-Modify-Write. One Data Mask-Invert (DMI) pin is provided per byte lane, and the Data Mask-Invert timings match data bit (DQ) timing. See 7.4.10 for more information on the use of the DMI signal. Please refer to Section 8 for command timing constraints for each bank architecture timing. Table 231 is a description of  $t_{CCDMW}$  following CKR and Bank mode.

**Table 231 —  $t_{CCDMW}$**

Bank Org.	Bank Combination	$t_{CCDMW}$	Notes
16B	Same Banks	$4 \cdot BL/n$	1,2
	Different Banks	$BL/n$	1,2
8B	Same Banks	$4 \cdot BL/n$ (CKR=4:1) $2 \cdot BL/n$ (CKR=2:1)	
	Different Banks	$BL/n$	
BG	Same Banks in Same Bank Group	$4 \cdot BL/n_{max}$	1
	Different Banks in Same Bank Group	$BL/n_{max}$	1
	Different Banks in Different Bank Group	$BL/n$	1
NOTE 1 Masked Write command supports only BL=16 in 16B or BG mode.			
NOTE 2 $t_{CCDMW}$ is the same value regardless of WCK and CK ratio.			


### 7.4.9 Masked Write (cont'd)



NOTE 1 In order to issue another Masked Write command to same bank without any other commands in between, new WCK2CK synchronization process may be required when tCCDMW is larger than WCK2CK SYNC Off Timing if DRAM is not in WCK Always on mode.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 129 — Masked Write Command: Same Bank Group/Same Bank Operation Timing without any other DQ Operation Commands in BG Mode**




NOTE 1 tWCKENL\_WR=4, tWCKPRE\_Static=4, tWCKPRE\_Toggle\_WR=2, WL=9

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 130 — Masked Write Command - Same Bank Group/Different Bank Operation Timing without any other DQ Operation Commands in BG Mode**




## 7.4.9 Masked Write (cont'd)



NOTE 1  $t_{WCKENL\_WR}=4$ ,  $t_{WCKPRE\_Static}=4$ ,  $t_{WCKPRE\_Toggle\_WR}=2$ ,  $WL=9$

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 131 — Masked Write Command - Different Bank Group Operation Timing in BG Mode




NOTE 1  $t_{WCKENL\_WR}=4$ ,  $t_{WCKPRE\_Static}=4$ ,  $t_{WCKPRE\_Toggle\_WR}=2$ ,  $WL=9$

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 132 — Masked Write Command - Different Bank Operation Timing in 8-Bank Mode (BL32 only)

## 7.4.9 Masked Write (cont'd)



NOTE 1 tWCKENL\_WR=2, tWCKPRE\_Static=3, tWCKPRE\_Toggle\_WR=4, WL=8

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 133 — Masked Write Command - 16 Bank Mode (WCK:CK = 2:1)**

#### **7.4.10 Data Mask (DM) and Data Bus Inversion (DBI-DC) Function**

LPDDR5 SDRAM supports the function of Data Mask and Data Bus inversion. Its details are shown below.

LPDDR5 device supports Data Mask (DM) function for Write operation.

LPDDR5 device supports Data Bus Inversion (DBI-DC) function for Write and Read operation.

LPDDR5 supports DM and DBI-DC function with a byte granularity.

DBI-DC function during Write or Masked Write can be enabled or disabled through MR3 OP[7].

DBI-DC function during Read can be enabled or disabled through MR3 OP[6].

DM function during Masked Write can be enabled or disabled through MR13 OP[5].

LPDDR5 device has one Data Mask Inversion (DMI) signal pin per byte; total of 2 DMI signals per channel.

DMI signal is a bi-directional DDR signal and is sampled along with the DQ signals for Read and Write or Masked Write operation.

DMI is also used input/output pin for Read Link ECC, Write Link ECC and Read Data Copy Function. The DMI behavior by each MR setting such as DM, DBI, Link ECC and Data Copy is described in following tables.

## 7.4.10.1 DMI Pin Behavior with Write Related Commands

Table 232 — DMI Pin Behavior by Command and Support Function Setting for Write Related Commands<sup>1,2,3</sup>

Function				DMI Input Behavior			
Data Mask MR13 OP[5]	Write DBI MR3 OP[7]	Write Link ECC MR22 OP[4:5]	Write Data Copy MR21 OP[4]	Write CMD	Masked Write CMD	Write FIFO CMD	Write CMD at RD/WR-based WCK-RDQS_t Training Mode
Disable	Disable	Disable	Disable	Receiver is turned off	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Disable	Disable	Disable	Enable	Receiver is turned off	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Disable	Disable	Enable	Disable	Receiver is turned off	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Disable	Disable	Enable	Enable	Receiver is turned off	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Disable	Enable	Disable	Disable	DBI data input	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Disable	Enable	Disable	Enable	Fixed low input when DC hit or DBI data input when DC miss	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Disable	Enable	Enable	Disable	DBI data input	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Disable	Enable	Enable	Enable	Fixed low input when DC hit or DBI data input when DC miss	Prohibited setting	Follows FIFO Definition	Receiver is turned off
Enable	Disable	Disable	Disable	Fixed low input	DM data input	Follows FIFO Definition	Receiver is turned off
Enable	Disable	Disable	Enable	Fixed low input	DM data input	Follows FIFO Definition	Receiver is turned off
Enable	Disable	Enable	Disable	Fixed low input	DM data input	Follows FIFO Definition	Receiver is turned off
Enable	Disable	Enable	Enable	Fixed low input	DM data input	Follows FIFO Definition	Receiver is turned off
Enable	Enable	Disable	Disable	DBI data input	DM & DBI data input	Follows FIFO Definition	Receiver is turned off
Enable	Enable	Disable	Enable	Fixed low input when DC hit or DBI data input when DC miss	DM & DBI data input	Follows FIFO Definition	Receiver is turned off
Enable	Enable	Enable	Disable	DBI data input	DM & DBI data input	Follows FIFO Definition	Receiver is turned off
Enable	Enable	Enable	Enable	Fixed low input when DC hit or DBI data input when DC miss	DM & DBI data input	Follows FIFO Definition	Receiver is turned off

**Table 232 — DMI Pin Behavior by Command and Support Function Setting for Write Related Commands<sup>1,2,3</sup> (cont'd)**

NOTE 1 Explanation of terminology in the cells:

- Receiver is turned off: The input level is shown in "don't" care in the timing diagram.
- Fixed low input: The input level is fixed to LOW.
- Follows FIFO Definition: DMI pin behavior follows WCK-DQ (FIFO) training definition. Data Mask, Write DBI and/or Write Link ECC functions are disabled regardless of MR setting. See 4.2.10 for details.
- Prohibited setting: Corresponding command issuing is prohibited in this mode register setting or enabling these functions are prohibited at the same time.
- Valid data input: High or low input is required. These data are not required to have any meaning.
- DBI data input: DMI signal is treated as DBI signal and it indicates whether SDRAM needs to invert the Write data received on DQs within a byte. The LPDDR5 SDRAM inverts Write data received on the DQ inputs in case DMI was sampled HIGH, or leaves the Write data non-inverted in case DMI was sampled LOW. Total count of '1' data bits on DQ[7:0] or DQ[15:8] (for Lower Byte or Upper Byte respectively), the Write data received on the DQ inputs, should less than or equal to four during Write DBI is enabled.
- DM data input: The LPDDR5 SDRAM requires an explicit Masked Write command for all masked write operations. DMI signal is treated as DM signal and it indicates which bit time within the burst is to be masked. When DMI signal is HIGH, SDRAM masks that bit time across all DQs associated within a byte. All DQ input signals within a byte are don't care (either HIGH or LOW) when DMI signal is HIGH. When DMI signal is LOW, the LPDDR5 SDRAM does not perform mask operation and data received on DQ input is written to the array.
- DM & DBI data input: The LPDDR5 SDRAM requires an explicit Masked Write command for all masked write operations. The LPDDR5 SDRAM masks the Write data received on the DQ inputs if the total count of '1' data bits on DQ[2:7] or DQ[10:15] (for Lower Byte or Upper Byte respectively) is equal to or greater than five and DMI signal is LOW. Otherwise the LPDDR5 DRAM does not perform mask operation and treats it as a legal DBI pattern; DMI signal is treated as DBI signal and data received on DQ input is written to the array.

NOTE 2 When both DM and Write Data copy is enabled, the low level is required to be to input to DMI when Write with Data Copy command is issued regardless Data Copy (DC) miss/hit selection.

NOTE 3 Masked Write Command is not allowed and is considered an illegal command as DM function is disabled.

### 7.4.10.2 DMI Pin Behavior with Read and MRR Command

Table 233 — DMI Pin Behavior by Command and Support Function Setting for Read and MRR Command<sup>1</sup>

Function			DMI Output Behavior		
Read DBI MR3 OP[6]	Read Link ECC MR22 OP[7:6]	Read Data Copy MR21 OP[5]	Read	Mode Register Read	Read CMD at RD/WR-based WCK-RDQS_t Training Mode
Disable	Disable	Disable	Driver is turned off	Driver is turned off	Driver is turned off
Disable	Disable	Enable	Follows Data Copy Definition	Valid data output	Follows Data Copy Definition
Disable	Enable	Disable	Follows Link ECC Definition	Valid data output	Follows Link ECC Definition
Disable	Enable	Enable	Prohibited setting	Prohibited setting	Prohibited setting
Enable	Disable	Disable	DBI data output	Fixed low output	DBI data output
Enable	Disable	Enable	Follows Data Copy Definition	Fixed low output	Follows Data Copy Definition
Enable	Enable	Disable	Prohibited setting	Prohibited setting	Prohibited setting
Enable	Enable	Enable	Prohibited setting	Prohibited setting	Prohibited setting

NOTE 1 Explanation of terminology in the cells.

- Follows Data Copy Definition: DMI pin behavior follows Data Copy definition. See 7.7.2 for details.
- Follows Link ECC Definition: DMI pin behavior follows Link ECC definition. See 7.7.8 for details.
- Prohibited setting: Corresponding command issuing is prohibited in this mode register setting or enabling these functions are prohibited at the same time.
- Valid data output: High or low data is outputted. And these output data are meaningless.
- Fixed low output: The output level is fixed to LOW.
- DBI data output: The LPDDR5 SDRAM inverts Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the SDRAM does not invert the read data and drives DMI signal LOW.

### 7.4.10.3 DMI Pin Behavior with Read FIFO and Read DQ Calibration Commands

MR0 OP[4] indicates whether DMI output behavior control is supported or not. If MR0 OP[4]=1<sub>B</sub>, DMI input/output behavior control mode can be selected MR13 OP[4].

MR0 OP[4]=0<sub>B</sub>

Only mode 1 is supported.

MR0 OP[4]=1<sub>B</sub>

Mode 1 and Mode 2 can be selectable.

The outline of Mode 1 and Mode 2.

Mode1: MR13 OP[4]=0<sub>B</sub>

DMI Output behavior follows MR setting Read DBI, Read Link ECC and Read Data Copy.

Mode 2: MR13 OP[4]=1<sub>B</sub>

DMI outputs a valid data, if Read FIFO Command and Read DQ Calibration Command is issued when Data Mask and/or Write DBI are enabled even though Read DBI, Read Link ECC and Read Data Copy are disabled.

## 7.4.10.3 DMI Pin Behavior with Read FIFO and Read DQ Calibration Commands (cont'd)

Table 234 — DMI Pin Behavior by Command and Support Function Setting for RFF and RDC Command<sup>1</sup>

Function						DMI Output Behavior	
DMI Output Control MR13 OP[4]	Data Mask MR13 OP[5]	Write DBI MR3 OP[7]	Read DBI MR3 OP[6]	Read Link ECC MR22 OP[7:6]	Read Data Copy MR21 OP[5]	Read FIFO	Read DQ Calibration
Mode 1	Don't care	Don't care	Disable	Disable	Disable	Follows FIFO Definition	Driver is turned off
Mode 1	Don't care	Don't care	Disable	Disable	Enable	Follows FIFO Definition	Follows RDC Definition
Mode 1	Don't care	Don't care	Disable	Enable	Disable	Follows FIFO Definition	Follows RDC Definition
Mode 1	Don't care	Don't care	Disable	Enable	Enable	Prohibited setting	Prohibited setting
Mode 1	Don't care	Don't care	Enable	Disable	Disable	Follows FIFO Definition	Follows RDC Definition
Mode 1	Don't care	Don't care	Enable	Disable	Enable	Follows FIFO Definition	Follows RDC Definition
Mode 1	Don't care	Don't care	Enable	Enable	Disable	Prohibited setting	Prohibited setting
Mode 1	Don't care	Don't care	Enable	Enable	Enable	Prohibited setting	Prohibited setting
Mode 2	Disable	Disable	Disable	Disable	Disable	Follows FIFO Definition	Driver is turned off
Mode 2	Disable	Enable	Disable	Disable	Disable	Follows FIFO Definition	Follows RDC Definition
Mode 2	Enable	Disable	Disable	Disable	Disable	Follows FIFO Definition	Follows RDC Definition
Mode 2	Enable	Enable	Disable	Disable	Disable	Follows FIFO Definition	Follows RDC Definition
Mode 2	Don't care	Don't care	Disable	Disable	Enable	Follows FIFO Definition	Follows RDC Definition
Mode 2	Don't care	Don't care	Disable	Enable	Disable	Follows FIFO Definition	Follows RDC Definition
Mode 2	Don't care	Don't care	Disable	Enable	Enable	Prohibited setting	Prohibited setting
Mode 2	Don't care	Don't care	Enable	Disable	Disable	Follows FIFO Definition	Follows RDC Definition
Mode 2	Don't care	Don't care	Enable	Disable	Enable	Follows FIFO Definition	Follows RDC Definition
Mode 2	Don't care	Don't care	Enable	Enable	Disable	Prohibited setting	Prohibited setting
Mode 2	Don't care	Don't care	Enable	Enable	Enable	Prohibited setting	Prohibited setting

NOTE 1 Explanation of terminology in the cells.

- Follows FIFO Definition: DMI pin behavior follows WCK-DQ (FIFO) training definition. Read DBI, Read Link ECC and/or Read Data Copy functions are disabled regardless of MR setting. See 4.2.10 for details.
- Follows RDC Definition: DMI pin behavior follows RDC definition. Read DBI, Read Link ECC and/or Read Data Copy functions are disabled regardless of MR setting. See 4.2.10 for details.
- Prohibited setting: Corresponding command issuing is prohibited in this mode register setting or enabling these functions are prohibited at the same time.

## 7.5 Refresh Operation

### 7.5.1 Refresh Command

The REFRESH command is initiated with CS HIGH, CA[2:0] LOW, CA[5:3] HIGH, CA6 LOW at the rising edge of the clock. Per-bank REFRESH is initiated with CA6 LOW at the falling edge of the clock. All-bank REFRESH is initiated with CA6 HIGH at the falling edge of the clock.

A per-bank REFRESH command (REFpb) is performed to the bank address as transferred on CA0, CA1, and CA2 at the falling edge of the clock. Bank address BA0 is transferred on CA0, bank address BA1 is transferred on CA1 and Bank address BA2 is transferred on CA2. Bank address BA3 is transferred on CA3 additionally “don’t care” for 4bank/4BG and 16bank mode, and then per-bank REFRESH is performed to 2 banks simultaneously.

Example for 4Bank/4BG mode or 16Bank mode - A per-bank REFRESH command (REFpb) to the 16 banks can be issued in any order. e.g., REFpb commands may be issued in the following order: (1,9)-(5,13)-(0,8)-(2,10)-(6,14)-(7,15)-(3,11)-(4,12). After the 16 banks have been refreshed using the per-bank REFRESH command the controller can send another set of per-bank REFRESH commands in the same order or a different order. e.g., REFpb commands are issued in the following order that is different from the previous order: (7,15)-(3,11)-(2,10)-(4,12)-(6,14)-(0,8)-(1,9)-(5,13). One of the possible orders can also be a sequential round robin: (0,8)-(1,9)-(2,10)-(3,11)-(4,12)-(5,13)-(6,14)-(7,15). It is illegal to send a per-bank REFRESH command to the same bank unless all 16 banks have been refreshed using the per-bank REFRESH command. The count of 8 REFpb commands starts with the first REFpb command after a synchronization event.

Example for 8Bank mode - A per-bank REFRESH command (REFpb) to the 8-Banks can be issued in any order. e.g., REFpb commands may be issued in the following order: 1-0-2-7-6-3-4-5. After the 8-Banks have been refreshed using the per-bank REFRESH command the controller can send another set of per-bank REFRESH commands in the same order or a different order. e.g., REFpb commands are issued in the following order that is different from the previous order: 7-3-4-2-6-0-1-5. One of the possible orders can also be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per-bank REFRESH command to the same bank unless all 8-Banks have been refreshed using the per-bank REFRESH command. The count of 8 REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET<sub>n</sub> or at every exit from self-refresh. REFab command also synchronizes the counter between the controller and SDRAM to zero. The SDRAM device can be placed in self-refresh or a REFab command can be issued at any time without cycling through all banks using per-bank REFRESH command. After the bank count is synchronized to zero, the controller can issue per-bank REFRESH commands in any order as described in the previous paragraph.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the DRAM will perform refreshes to all banks as indicated by the row counter. If another refresh command (REFab or REFpb) is issued after the REFab command, then it uses an incremented value of the row counter. Table 235 for 4bank/4BG mode or 16Bank mode, Table 236 for 8bank mode show examples of both bank and refresh counter increment behaviour.



### 7.5.1 Refresh Command (cont'd)

**Table 235 — Bank and Refresh Counter Increment Behavior on the 4Bank/4BG Mode or 16Bank Mode**

[illegible]

### 7.5.1 Refresh Command (cont'd)

Table 236 — Bank and Refresh Counter Increment Behavior on the 8bank Mode

#	SUB #	Command	BA2	BA1	BA0	Refresh Bank #	Bank Counter #	Ref Counter # (Row Address #)	
0	0	Reset, SRX or REFab						To 0	
1	1	REFpb	0	0	0	0	0 to 1	n	
2	2	REFpb	0	0	1	1	1 to 2		
3	3	REFpb	0	1	0	2	2 to 3		
4	4	REFpb	0	1	1	3	3 to 4		
5	5	REFpb	1	0	0	4	4 to 5		
6	6	REFpb	1	0	1	5	5 to 6		
7	7	REFpb	1	1	0	6	6 to 7		
8	8	REFpb	1	1	1	7	7 to 0		
9	1	REFpb	1	1	0	6	0 to 1	n+1	
10	2	REFpb	1	1	1	7	1 to 2		
⋮									
15	7	REFpb	0	0	0	0	6 to 7		
16	8	REFpb	1	0	0	4	7 to 0		
17	1	REFpb	0	0	0	0	0 to 1	n+2	
18	2	REFpb	0	0	1	1	1 to 2		
19	3	REFpb	0	1	0	2	2 to 3		
20	0	REFab	V	V	V	0~7	To 0	n+2	
21	1	REFpb	0	1	0	2	0 to 1	n+3	
22	2	REFpb	1	0	1	5	1 to 2		
Snip									

A bank must be idle before it can be refreshed. The controller must track the bank(or bank pair in the case of BG mode and 16bank mode) being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met:

tRFCab has been satisfied after the prior REFab command.

tpbR2pbR has been satisfied after the prior REFpb command.

tRP has been satisfied after the prior PRECHARGE command to that bank.

tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank or bank pair is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks not being refreshed within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the non-refreshing banks can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank or bank pair will be in the idle state.

### 7.5.1 Refresh Command (cont'd)

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command.
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank or bank pair.
- tpbr2act must be satisfied before issuing an ACTIVATE command to a different non-refreshing bank.
- tpbR2pbR must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-ALL command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command.
- tRFCpb has been satisfied following the prior REFpb command.
- tRP has been satisfied following the prior PRECHARGE command.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command.
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.

### 7.5.1 Refresh Command (cont'd)


**Table 237 — REFRESH Command Scheduling Separation Requirements for  
4Bank /4BG Mode or 16Bank Mode<sup>2</sup>**

Symbol	Minimum Delay From	To	Note
tRFCab	REFab	REFab	
		Activate command to any bank	
		REFpb	
tRFCpb	REFpb	REFab	
		Activate command to same bank as REFpb	
tpbr2act	REFpb	Activate command to different bank than REFpb	
tRRD	Activate	REFpb	1
		Activate command to different bank than prior Activate command	
tpbR2pbR	REFpb	REFpb	
NOTE 1 A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.			
NOTE 2 "Same bank" and "different Bank" here indicate "same bank pair" and different bank pair", respectively. Please refer to "Refresh Bank#" row in "Table 235 - Bank and Refresh counter increment behavior on the 4Bank/4BG mode or 16Bank mode" for further information.			

**Table 238 — REFRESH Command Scheduling Separation Requirements for 8Bank Mode**


Symbol	Minimum Delay From	To	Note
tRFCab	REFab	REFab	
		Activate command to any bank	
		REFpb	
tRFCpb	REFpb	REFab	
		Activate command to same bank as REFpb	
tpbr2act	REFpb	Activate command to different bank than REFpb	
tRRD	Activate	REFpb	1
		Activate command to different bank than prior Activate command	
tpbR2pbR	REFpb	REFpb	
NOTE 1 A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.			

### 7.5.1 Refresh Command (cont'd)



- NOTE 1** Only DES, NOP, PDE, CAS(WS\_FS), CAS(WS\_WR), CAS(WS\_RD), CAS(WS\_OFF), MRR, MPC, RFF, WFF and MRW commands are allowed after Refresh command registered until tRFCab(min) expires. However, PARC:MR25 OP[6] ARFM:MR57 OP[7:6] and DRFM:MR75 OP[5:2] setting change by MRW command is prohibited during tRFCab(min) period as exception.
- NOTE 2** If MR25 OP[6]=1<sub>B</sub>: PARC Enable, MRW command to set PASR: MR23 OP[7:0] is prohibited until tRFCab(min) expires.
- NOTE 3** If any command is Activate, the end point of tRFCab is rising edge of CK\_t of ACT-2. Refer to Figure 135.
- NOTE 4** CAS(WCK SUSPEND) command is also allowed after Refresh command registered until tRFCab(min) expires. If CAS(WCK SUSPEND) command is allowed to be issued. About issuing the CAS(WCK SUSPEND) command, Refer to 7.7.10 Enhanced WCK Always On Mode for detail.

**Figure 134 — All-Bank Refresh Operation**



- NOTE 1** In the beginning of this example, the REFpb bank is pointing to bank 0.
- NOTE 2** Operations to banks other than the bank being refreshed are supported during the tRFCpb period.
- NOTE 3** PARC:MR25 OP[6] ARFM:MR57 OP[7:6] and DRFM:MR75 OP[5:2] setting change by MRW command is prohibited during tRFCpb(min) and tpbR2pbR(min) period.
- NOTE 4** If MR25 OP[6]=1<sub>B</sub>: PARC Enable, MRW command to set PASR: MR23 OP[7:0] is prohibited until tRFCpb(min) and tpbR2pbR(min) expires.

**Figure 135 — Per-Bank Refresh Operation**

### 7.5.1 Refresh Command (cont'd)

In general, a Refresh command needs to be issued to the LPDDR5 SDRAM regularly every  $t_{REFi}$  interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR5 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed and maximum number of pulled-in or postponed REF command is dependent on refresh rate. This is described in Table 239.

In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to  $9 \times t_{REFi}$ . A maximum of 8 additional Refresh commands can be issued in advance (“pulled in”), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to  $9 \times t_{REFi}$ . At any given time, a maximum of 16 REF commands can be issued within  $2 \times t_{REFi}$ . Self-Refresh Mode may be entered with a maximum of 8 Refresh commands being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self-Refresh) will never exceed 8. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.

### 7.5.1 Refresh Command (cont'd)

**Table 239 — REFRESH Command Timing Constraints<sup>1,2,3</sup>**

MR4 OP[4:0]	Maximum Refresh Multiplier	Effective Refresh Interval tREFIe	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max Number of REFab in a 'burst'	'Burst' Interval Definition	Per-bank Refresh
00000B	Low temp. Limit	N/A	N/A	N/A	N/A	N/A	N/A
00001B	8 x	8x tREFI	1	2 x tREFIe	16	2 x tREFI	1/8 of REFab
00010B	6 x	6 x tREFI	1	2 x tREFIe	16	2 x tREFI	1/8 of REFab
00011B	4 x	4 x tREFI	2	3 x tREFIe	16	2 x tREFI	1/8 of REFab
00100B	3.3 x	3.3 x tREFI	2	3 x tREFIe	16	2 x tREFI	1/8 of REFab
00101B	2.5 x	2.5 x tREFI	3	4 x tREFIe	16	2 x tREFI	1/8 of REFab
00110B	2.0 x	2.0 x tREFI	4	5 x tREFIe	16	2 x tREFI	1/8 of REFab
00111B	1.7 x	1.7 x tREFI	5	6 x tREFIe	16	2 x tREFI	1/8 of REFab
01000B	1.3 x	1.3 x tREFI	6	7 x tREFIe	16	2 x tREFI	1/8 of REFab
01001B	1 x	1 x tREFI	8	9 x tREFIe	16	2 x tREFI	1/8 of REFab
01010B	0.7 x	0.7 x tREFI	8	9 x tREFIe	16	max(2xtREFIe, 16xtRFCab)	1/8 of REFab
01011B	0.5 x	0.5 x tREFI	8	9 x tREFIe	16	max(2xtREFIe, 16xtRFCab)	1/8 of REFab
01100B	0.25 x, no de-rating	0.25 x tREFI, no de-rating	8	9 x tREFIe	16	max(2xtREFIe, 16xtRFCab)	1/8 of REFab
01101B	0.25 x, with de-rating	0.25 x tREFI, with de-rating	8	9 x tREFIe	16	max(2xtREFIe, 16xtRFCab)	1/8 of REFab
01110B	0.125 x, no de-rating	0.125 x tREFI, no de-rating	8	9 x tREFIe	16	max(2xtREFIe, 16xtRFCab)	1/8 of REFab
01111B	0.125 x, with de-rating	0.125 x tREFI, with de-rating	8	9 x tREFIe	16	max(2xtREFIe, 16xtRFCab)	1/8 of REFab
11111B	SDRAM High temperature operating limit exceeded	N/A	N/A	N/A	N/A	N/A	N/A


NOTE 1 For any thermal transition phase where Refresh mode is transitioned, DRAM will support the previous postponed refresh requirement provided the number of postponed refreshes is monotonically reduced to meet the new requirement. However, the pulled-in refresh commands in previous thermal phase are not applied in new thermal phase. Entering new thermal phase the controller must count the number of pulled-in refresh commands as zero, regardless of remaining pulled-in refresh commands in previous thermal phase.

NOTE 2 LPDDR5 devices are refreshed properly if memory controller issues refresh commands with same or shorter refresh period than reported by MR4 OP[4:0]. If shorter refresh period is applied, the corresponding requirements from table apply. For example, When MR4 OP[4:0]= 00001B, controller can be in any refresh multiplier from 8 to 0.25. When MR4 OP[4:0]= 00010B, the only prohibited refresh rate is 8 \* tREFI.


NOTE 3 As long as satisfying definition in this table, executing the extra refresh command which is over the specification allows. Even though the extra refresh command is not different just like the normal refresh command which refresh is executed and refresh counter is incremented, however the extra refresh command does not count as postponed/pulled-in refresh command. Refer to Figure 138 for detail.

## 7.5.1 Refresh Command (cont'd)

Figures 136137 show the Refresh All Bank command postponed/Pulled-in.




**Figure 136 — Postponing Refresh Commands (Example)**



**Figure 137 — Pulling-in Refresh Commands (Example)**

The Refresh commands we called an extra refresh which was issued beyond "Maximum number of pulled-in or postponed REFab" and/or "substituting postponed/pulled-in refresh" in one burst is acceptable and it works as usual, however the extra refresh command does not count as postponed/pulled-in refresh command.



NOTE 1  $t_{REFle} = t_{REFI} \times 8$

NOTE 2 Maximum number of pulled-in or postponed REFab = 1

**Figure 138 — Extra Refresh (Example)**



### 7.5.2 Refresh Requirement

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self-Refresh Exit command, in addition to the normal Refresh command at tREFI interval, the LPDDR5 DRAM requires minimum of one extra Refresh command prior to Self-Refresh Entry command.

**Table 240 — Refresh Requirement Parameters for BG Mode or 16Bank Mode<sup>1</sup>**

Refresh Requirements		Symbol	2 Gb	3 Gb	4 Gb	6 Gb	8 Gb	12 Gb	16 Gb	24 Gb	32 Gb	Units	Notes
Number of banks per channel			16										
Refresh Window (tREFW) (1x Refresh) <sup>2,3</sup>		tREFW	32									ms	
Required Number of REFRESH Commands in a tREFW window		R	8192	8192	8192	8192	8192	8192	8192	8192	8192		
Average Refresh Interval (1x Refresh) <sup>2</sup>	REFab	tREFI	3.906	3.906	3.906	3.906	3.906	3.906	3.906	3.906	3.906	μs	
	REFpb	tREFipb	488	488	488	488	488	488	488	488	488	ns	
Refresh Cycle Time (All Banks)		tRFCab	130	180	180	210	210	280	280	380	380	ns	4
Refresh Cycle time (Per Bank)		tRFCpb	60	90	90	120	120	140	140	190	190	ns	4
Per-bank Refresh to Per-bank Refresh different bank time		tpbR2pbR	60	90	90	90	90	90	90	90	90	ns	4
REFpb to Activate command to different bank		tpbR2act	7.5	7.5	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
Refresh Management Cycle time (All Banks)		tRFMab	-	-	-	-	210	280	280	380	380	ns	4
Refresh Management Cycle time (Per Bank)		tRFMpb	-	-	-	-	170	190	190	260	260	ns	4
Refresh Cycle Time (All Banks): Enhanced DVFS is Enabled		tRFCab	-	-	-	-	230	300	300	410	410	ns	5
Refresh Cycle time (Per Bank): Enhanced DVFS is Enabled		tRFCpb	-	-	-	-	130	150	150	205	205	ns	5
Per-bank Refresh to Per-bank Refresh different bank time: Enhanced DVFS is Enabled		tpbR2pbR	-	-	-	-	100	100	100	100	100	ns	5
Refresh Management Cycle time (All Banks): Enhanced DVFS is Enabled		tRFMab	-	-	-	-	230	300	300	410	410	ns	5
Refresh Management Cycle time (Per Bank): Enhanced DVFS is Enabled		tRFMpb	-	-	-	-	170	190	190	260	260	ns	5
NOTE 1 Refresh for each channel is independent of the other channel in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.													
NOTE 2 1x refresh rate (tREFW=32 ms) is supported at all temperatures at or below 85 °C Tcase. If MR4 OP[4:0] indicates a refresh rate of greater than 1x is supported, tREFW can be extended.													
NOTE 3 Refer to MR4 OP[4:0] (Table 70) for detailed Refresh Rate and its multipliers.													
NOTE 4 Applied when Enhanced DVFS is Disabled.													
NOTE 5 Applied when Enhanced DVFS is Enabled.													

Table 241 — Refresh Requirement Parameters for 8Bank Mode<sup>1</sup>

Refresh Requirements		Symbol	2 Gb	3 Gb	4 Gb	6 Gb	8 Gb	12 Gb	16 Gb	24 Gb	32 Gb	Units
Number of banks			8									
Refresh Window (tREFW) (1x Refresh) <sup>2,3</sup>		tREFW	32									ms
Required Number of REFRESH Commands in a tREFW window		R	8192	8192	8192	8192	8192	8192	8192	8192	8192	
Average Refresh Interval (1x Refresh) <sup>2</sup>	REFab	tREFI	3.906	3.906	3.906	3.906	3.906	3.906	3.906	3.906	3.906	μs
	REFpb	tREFipb	488	488	488	488	488	488	488	488	488	ns
Refresh Cycle Time (All Banks)		tRFCab	130	180	180	210	210	280	280	380	380	ns
Refresh Cycle time (Per Bank)		tRFCpb	60	90	90	120	120	140	140	190	190	ns
Per-bank Refresh to Per-bank Refresh different bank time		tpbR2pb R	60	90	90	90	90	90	90	90	90	ns
REFpb to Activate command to different bank		tpbR2act	10	10	10	10	10	10	10	10	10	ns
Refresh Management Cycle time (All Banks)		tRFMab	-	-	-	-	-	-	-	380	380	ns
Refresh Management Cycle time (Per Bank)		tRFMpb	-	-	-	-	-	-	-	260	260	ns
<p>NOTE 1 Refresh for each channel is independent of the other channel in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.</p> <p>NOTE 2 1x refresh rate (tREFW=32 ms) is supported at all temperatures at or below 85 °C Tcase. If MR4 OP[4:0] indicates a refresh rate of greater than 1x is supported, tREFW can be extended.</p> <p>NOTE 3 Refer to MR4 OP[4:0] for detailed Refresh Rate and its multipliers.</p>												

### 7.5.3 Optimized Refresh

Supporting optimized refresh is an optional feature in LPDDR5 specification. LPDDR5 SDRAM set by MR0 OP[3]=1<sub>B</sub>, supports Optimized Refresh and LPDDR5 SDRAM controller can manage Optimized Refresh mode enable and disable by MR25 OP[7].

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (1 all-bank or 16 per-bank for 4bank/4BG mode or 8 per-bank for 8bank mode) is issued before entry into a subsequent Self Refresh. However, this refresh can be managed as optimized way if memory controller can support the optimized refresh timing shown in Figure 139. DRAM can also handle internal self refresh with own refresh timer.





Figure 139 — Optimized Refresh Operation

Upon exit from self refresh mode, LPDDR5 SDRAM freeze and store the refresh timer value. When the DRAM enters self refresh mode, it shall resume the refresh timer from the saved value and increase it to the next value so that LPDDR5 can operate ABR only when the refresh timer expires in self refresh mode. If memory controller can manage the track of time (T1 & T4) for tREFI out of Self Refresh time period, it's all up to the memory controller to determine when to issue refresh command (1 all-bank or 8 per-bank for BG and 16Bank mode). Refresh commands meet tREFI condition by a memory controller tracking, are included in the count of regular refresh commands required by the tREFI interval and modify the postponed or pulled-in refresh commands.

The bank count synchronized between the controller and the SDRAM, resets to zero at every exit from Self-refresh. Therefore, an incomplete set of Per-Bank REFRESH before Self-refresh entry is not included in REFRESH commands for Optimized Refresh Operation. It is recommended to complete a set of per-bank REFRESH commands (8 per-bank REFRESH commands) for an efficient Optimized Refresh Operation.

7.5.3 Optimized Refresh (cont'd)




NOTE 1. The sum of  $T1$  and  $T2$  is  $2 \times tREFI$ .

Figure 140 — Optimized Refresh Operation Example for REFab  
(Completion of the Bank Count by One REFab Command)



Figure 141 — Optimized Refresh Operation Example for REFpb  
(Completion of the Bank Count by 8 REFpb Commands)



NOTE 1. The sum of  $T1$  and  $T2$  is  $tREFI$ .

Figure 142 — Inefficient Optimized Refresh Operation Example

#### 7.5.4 Self Refresh Operation

The Self Refresh command can be used to retain data in the LPDDR5 SDRAM; the SDRAM retains data without external Refresh command. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh is entered by Self Refresh Entry Command defined by having CS HIGH, CA[2:0] LOW, CA3 HIGH, CA4 LOW, CA5 HIGH, and CA6 HIGH at the rising edge of the clock and CS don't care, CA[4:0] Valid (Valid that means it is Logic Level, High or Low), CA5 LOW and CA6 LOW at the falling edge of the clock. If Self Refresh command is issued with CA6 HIGH at the falling edge of the clock, Self-Refresh Command is initiated with Power Down status. Self-Refresh command is only allowed when READ, MRR, RFF or RDC data burst is completed, in other words Read postamble is completed and SDRAM is idle state.

During Self Refresh mode, all input pin of SDRAM are activated and CS ODT and CA ODT state are maintained setting of its mode register, as well as NT ODT. If external clock is running, SDRAM can accept the following commands; PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC, MRW. However, PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM: MR57 OP[7:6] and DRFM: MR75 OP[5:2] setting change by MRW command is prohibited during Self Refresh mode as exception.

LPDDR5 SDRAM can operate in Self Refresh in both the standard or elevated temperature ranges.


SDRAM will also manage Self Refresh power consumption when the operating temperature changes lower at low temperature and higher at high temperatures.

**For proper Self Refresh operation, power supply pins (VDD1, VDD2H, VDD2L and VDDQ) is required to be at valid levels. However, VDDQ may be turned off during Self-Refresh with Power Down after tESPD is satisfied (Refer to Figure 144 about tESPD).**

Prior to exiting Self-Refresh with Power Down, VDDQ is required to be within specified limits. The minimum time that the SDRAM is required to remained in Self Refresh mode is tSRmin. Once Self Refresh Exit is registered, only MRR, CAS(WS\_FS), CAS(WS\_WR), CAS(WS\_RD), CAS(WS\_OFF), WFF, RFF, RDC, DES, MPC, MRW are allowed until tXSR is satisfied. However, PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM:MR57 OP[7:6] and DRFM:MR75 OP[5:2] setting change by MRW command is prohibited during tXSR(min) period as exception.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (1 all-bank or 8 per-bank) is issued before entry into a subsequent Self Refresh. This REFRESH command is not included in the count of regular refresh commands required by the tREFI interval and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within 2 x tREFI.

7.5.4 Self Refresh Operation (cont'd)




- NOTE 1 PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC, MRW is allowed during Self Refresh. However, PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM: MR57 OP[7:6] and DRFM: MR75 OP[5:2] setting change by MRW command is prohibited during Self Refresh mode as exception.
- NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 143 — Self Refresh Entry/Exit Timing

### 7.5.4.1 Power Down Entry and Exit during Self Refresh


Entering/Exiting Power Down Mode is allowed during Self Refresh mode in SDRAM. The related timing parameters between Self Refresh Entry/Exit and Power Down Entry/Exit are shown in Figure 144. The power-down state is asynchronously exited when CS toggles HIGH (VIHPD). The AC parameters related to the Power Down are defined in 7.5.7. The operation by command issued prior to PDE is required to be completed before changing clock frequency or stop clocking or turning off VDDQ.



- NOTE 1 PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC, MRW is allowed during Self Refresh (No Power Down). However, PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM: MR57 OP[7:6] and DRFM: MR75 OP[5:2] setting change by MRW command is prohibited during Self Refresh mode as exception.  
The operation by command issued prior to Power Down Entry (PDE) is required to be completed before clock frequency or stop clocking or turning off VDDQ.
- NOTE 2 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK is satisfied and during Power Down, provided that upon existing Power Down, the clock is stable and within specified limits for a minimum of tCKCSH of stable clock prior to Power Down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- NOTE 3 The start point of tCSH and the end point of tCSPD/tCKCSH are crossover point of VIHPD(Min).
- NOTE 4 The start point of tCSL/tXP and the end point of tCSL are crossover point of VILPD(Max).
- NOTE 5 DES commands are shown for ease of illustration; other commands may be valid at these times where the CA input is indicated "don't care" together.

**Figure 144 — Self Refresh Entry/Exit Timing with Power Down Entry/Exit**

If Self Refresh command is issued with CA6 HIGH at the falling edge of the clock, Self-Refresh Command is initiated with Power Down status.




### Figure 145 — Self Refresh Entry with PD="1" Timing



### 7.5.4.2 Command Input Timing after Power Down Exit during Self Refresh

Command input timings after Power Down Exit during Self Refresh mode are shown in Figure 146.



NOTE 1 PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC, MRW is allowed during Self Refresh (No Power Down). However, PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM: MR57 OP[7:6] and DRFM: MR75 OP[5:2] setting change by MRW command is prohibited during Self Refresh mode as exception.

The operation by command issued prior to Power Down Entry (PDE) is required to be completed before clock frequency or stop clocking or turning off VDDQ.

NOTE 2 Input clock frequency can be changed or the input clock can be stopped or floated after  $t_{CSLCK}$  is satisfied and during Power Down, provided that upon exiting Power Down, the clock is stable and within specified limits for a minimum of  $t_{CKCSH}$  of stable clock prior to Power Down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times where the CA input is indicated "don't care" together.

Figure 146 — Command Input Timing after Power Down Exit during Self Refresh

### 7.5.4.3 Clock Stop Timing during Self Refresh

When Self Refresh mode, clock input can be stopped. During stopping clock, CS and CK input should be below.

- CS shall hold Low during clock stop.
- CK\_t shall hold Low and CK\_c shall hold High.

Others follow the conditions even defined in section x.x.x.x: Input Clock Stop and refer to Figure 147 and Figure 148 for Clock stop and restart timing.





Figure 147 — Clock Stop and Restart Timing during Self Refresh



NOTE 1 In this case, “Any command” means PDE, DSM, MRR, SRX, CAS, MPC, MRW. However, PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM: MR57 OP[7:6] and DRFM: MR75 OP[5:2] setting change by MRW command is prohibited during Self Refresh mode as exception.


Figure 148 — Command Input Timing after Clock is Restarted during Self Refresh

#### 7.5.4.4 Self Refresh AC Timing Table

Table 242 — Self Refresh AC Timing


Parameters	Symbol	Min/Max	Value	Unit	Note
Self Refresh Timing					
Delay from SRE command to PDE	tESPD	Min.	2	nCK	
Minimum Self Refresh Time (Entry to Exit)	tSR	Min.	Max(15ns, 2nCK)	ns	1
Exit Self Refresh to Valid commands	tXSR	Min.	tRFCab + Max(7.5ns, 2nCK)	ns	1
Valid Clock Requirement after SRE	tSRECK	Min.	Max(5ns, 3nCK)	ns	
Valid Clock Requirement before Valid Command	tCKSSR	Min.	2 x tCK + tXP	ns	

NOTE 1 Delay time has to satisfy both analog time(ns) and clock count(nCK). It means that tESPD will not expire until CK has toggled through at least 2 full cycles ( $2 \times nCK$ ) and 1.75ns has transpired. The case which 2nCK is applied to is shown below.



### 7.5.4.5 MRR, MRW, RFF, WFF, RDC, MPC Command during tXSR

Mode Register Read (MRR), Mode Register Write (MRW), Write FIFO (WFF), Read FIFO (RFF), Read DQ Calibration (RDC), and Multi Purpose Command (MPC) can be issued during tXSR period.



- NOTE 1 MPC and MRW command are shown in this figure, any combination of CAS(WS\_FS), CAS(WS\_WR), CAS(WS\_RD), CAS(WS\_OFF), MRR, MRW, WFF, RFF, RDC and MPC is allowed during tXSR(min) period.  
However, PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM:MR57 OP[7:6] and DRFM:MR75 OP[5:2] setting change by MRW command is prohibited during tXSR(min) period as exception.
- NOTE 2 Any command also includes CAS(WS\_FS), CAS(WS\_WR), CAS(WS\_RD), CAS(WS\_OFF), MRR, MRW, WFF, RFF, RDC and all MPC command.
- NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.
- NOTE 4 CAS(WCK SUSPEND) command can be added to the combination described on NOTE 1, If CAS(WCK SUSPEND) command is allowed to be issued.  
About issuing the CAS(WCK SUSPEND) command, Refer to 7.7.10 Enhanced WCK Always On Mode for detail.

**Figure 149 — MRR, MRW, WFF, RFF, RDC, and MPC Commands Issuing Timing during tXSR**

**Table 243 — Self Refresh Exit (SRX) Command Timing Constraints**

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
Self Refresh Exit (SRX)	MODE REGISTER READ (MRR)	1	-	1
	MODE REGISTER WRITE-1 (MRW-1)	1	-	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	WRITE FIFO (WFF)	1	-	1
	READ FIFO (RFF)	1	-	1
	READ DQ CALIBRATION (RDC)	1	-	1
	MULTI PURPOSE COMMAND (MPC)	1	-	
NOTE 1 WCK2CK sync. state is required to issue the next command. If not WCK2CK sync. state, CAS_WS command is required prior to issue the next command.				

## 7.5.5 Partial Array Self Refresh (PASR)

### 7.5.5.1 PASR Segment Masking

The LPDDR5 SDRAM adopts 8 bank base refresh schemes. A segment in each bank for 8 bank bases of the LPDDR5 SDRAM can be independently configured whether a Self Refresh operation is taking place. One mode register unit of 8 bits, accessible via MRW command, is assigned to program the segment masking status of each segment up to 8 segments. For segment masking bit assignments, see Mode Register 23.

The mask bit to the segment controls a refresh operation of entire memory within the segment. When the segment is masked via MRW(MR23 OP[7:0]), a Self Refresh operation to the entire segment is blocked and data retention by a segment is not guaranteed in Self Refresh mode. To enable a refresh operation to the segment, a coupled mask bit has to be programmed, “unmasked”.

**Table 244 — Example of Segment Masking Use in LPDDR5 SDRAM<sup>1</sup>**

	Segment Mask (MR23)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Segment 0	0								
Segment 1	0								
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0								
Segment 4	0								
Segment 5	0								
Segment 6	0								
Segment 7	1	M	M	M	M	M	M	M	M
NOTE 1 This table illustrates an example. When a refresh operation to segment 2 and segment 7 are masked.									

## 7.5.6 Partial Array Refresh Control (PARC)

LPDDR5 SDRAM supports Partial Array Refresh Control (PARC) to reduce IDD5 power consumption.

If PARC MR25 OP[6]=1<sub>B</sub>, LPDDR5 SDRAM skips the refresh of segment where defined PASR Segment Mask: MR23 OP[7:0] when All bank or Per bank Refresh command is received.

When the segment is masked via MRW (MR23 OP[7:0]) and MR25 OP[6]=1<sub>B</sub>, self refresh and refresh operation to the entire segment is blocked and data retention by a segment is not guaranteed in Normal Refresh and Self Refresh mode. Active command to the masked segments is illegal. MR23 OP[7:0] and MR25 OP[6] can be changed only in all bank idle state.

## 7.5.7 Power Down

### 7.5.7.1 Power-Down Entry and Exit

Power-Down is entered by issuing Power-Down Entry Command. Power-Down Entry Command is issued by holding CS HIGH, CA[5:0] LOW and CA6 HIGH at the first rising edge of the clock. Power-Down Entry Command must not be issued while the following operations are in progress:

- Mode Register Read
- Mode Register Write
- Read
- Write
- Mask Write
- VRCG High Current mode Entering/Exiting via MRW

Also, LPDDR5 SDRAM cannot be placed in Power Down state during following state and until those modes have completely terminated. (Self Refresh Entry with Power Down Entry command is contained in Power Down Entry command. See Command Truth Table for detail).

- In Enhanced RDQS Training Mode: MR46 OP[0] = 1<sub>B</sub>
- In RDQS Toggle Mode: MR46 OP[1] = 1<sub>B</sub>
- In WCK2CK Leveling Mode: MR18 OP[6] = 1<sub>B</sub>
- In CBT: Command Bus Training Mode: MR16 OP[5:4] = 01<sub>B</sub>, 10<sub>B</sub> or 11<sub>B</sub>
- In changing Physical Mode Register by Frequency Set Point function
- In PPR: Post Package Repair Mode: MR41 OP[4] = 1<sub>B</sub>
- In WCK-RDQS\_t/Parity Training Mode: MR46 OP[2] = 1<sub>B</sub>
- In Read/Write-based WCK-RDQS\_t Training mode: MR26 OP[7] = 1<sub>B</sub>
- From DCM start command to DCM stop command
- VREF(CA) Value setting via MRW: MR12 OP[6:0]
- VREF(DQ) Value setting via MRW: MR14 OP[6:0] and MR15 OP[6:0]

Power down entry command is not allowed to be the next command of Write FIFO (WFF) command.

Power-Down Entry Command can be issued while any other operations such as row activation, Precharge, Auto Precharge or Refresh are in progress. The Power-Down IDD specification will not be applied until such operations are complete. Power-Down entry and exit are shown in Figure 150.

Entering Power-Down mode deactivates the input and output buffers, excluding CS and Reset\_n. Clock input is required after Power-Down Entry Command is issued, this timing period is defined as tCSLCK. Power-Down Entry Command will result in deactivation of all input receivers except CS and Reset\_n after tCSLCK has expired. In Power-Down mode, CS must be held LOW and all other input signals except Reset\_n are “Don't Care”. CS LOW is required to be maintained until tCSPDmin is satisfied. During Power Down mode, CS Rx input level applies Asynchronous mode definition.

VDDQ can be turned off during Power-Down mode. Prior to exiting Power-Down mode, VDDQ is required to be within its minimum/maximum operating range. Vref(CA) update timing (TBD ns) is required after the voltage (VDDQ) ramp up is completed for reliable operation.

No refresh operations are performed in Power-Down mode except Self-Refresh Power-Down and Deep Sleep Mode. The maximum duration in Power-Down mode is only limited by the refresh requirements outlined in the Refresh command section.

#### **7.5.7.1 Power-Down Entry and Exit (cont'd)**


The Power-Down state is asynchronously exited when CS toggles. Power-Down Entry command can be re-issued with  $t_{XPmin}$  after CS goes LOW. A valid, executable command can be applied with Power-Down exit latency  $t_{XP}$  after CS goes LOW.

Clock frequency change or Clock Stop is inhibited during  $t_{CMDPD}$ ,  $t_{ESPD}$ ,  $t_{CSLCK}$ ,  $t_{CKCSH}$ ,  $t_{XP}$ ,  $t_{MRWPD}$ ,  $t_{ZQPD}$ ,  $t_{OSCPD}$ ,  $t_{ERQX}$ ,  $t_{FC}$ , and  $t_{WLWCKOFF}$  periods.

If Power-Down occurs when all banks are idle, this mode is referred to as idle Power-Down. If Power-Down occurs when there is a row active in any bank, this mode is referred to as active Power-Down. And if Power-Down occurs when Self Refresh is in progress, this mode is referred to as Self Refresh Power-Down in which the internal refresh is continuing in the same way as Self Refresh mode.

When CA, CK and/or CS ODT is enabled via MR11 OP[6:4] and also MR17 setting, the rank providing ODT will continue to terminate CA, CK bus in all DRAM states including Power-Down. CS ODT state goes OFF ignoring MRS ODT state after Power-Down Entry is issued and returns to MRS ODT state with Power-Down Exit.

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times where the CA input is indicated "don't care" together.

NOTE 2 Input clock frequency can be changed or the input clock can be stopped or floated after t<sub>CSLCK</sub> is satisfied and during Power Down, provided that upon exiting Power Down, the clock stable and within specified limits for a minimum of t<sub>CKCSH</sub> of stable clock prior to Power Down exit and clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

NOTE 3 The start point of t<sub>CSH</sub> and the end point of t<sub>CSPD</sub>/t<sub>CKCSH</sub> are crossover point of VIHPD(Min).

NOTE 4 The start point of t<sub>CSL</sub>/t<sub>XP</sub> and the end point of t<sub>CSL</sub> are crossover point of VILPD(Max).


NOTE 5 Power Down Entry command can be issued at T<sub>h0</sub>.

NOTE 6 CA input is required be Low during t<sub>CSH</sub>.

**Figure 150 — Basic Power-Down Entry and Exit Timing**




### 7.5.7.1 Power-Down Entry and Exit (cont'd)



- NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times where the CA input is indicated "don't care" together.
- NOTE 2 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK is satisfied and during Power Down, provided that upon exiting Power Down, the clock stable and within specified limits for a minimum of tCKCSH of stable clock prior to Power Down exit and clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- NOTE 3 The start point of tCSH and the end point of tCSPD/tCKCSH are crossover point of VIH<sub>PD</sub>(Min).
- NOTE 4 The start point of tCSL/tXP and the end point of tCSL are crossover point of VIL<sub>PD</sub>(Max).
- NOTE 5 Any valid command except MRR can be issued at Tk1: tPDXCSODTON is required to be expired.
- NOTE 6 CA input is required be Low during tCSH.

**Figure 151 — Basic Power-Down Entry and Exit Timing: CS ODT Enable**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times where the CA input is indicated "don't care" together.

NOTE 2 tWCK2CK is 0ps in this instance.

NOTE 3 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK is satisfied and during Power Down, provided that upon exiting Power Down, the clock stable and within specified limits for a minimum of tCKCSH of stable clock prior to Power Down exit and clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

NOTE 4 WCK input is required to be continued at least the end of tCSLCK.

NOTE 5 The start point of tCSH and the end point of tCSPD/tCKCSH are crossover point of VIHPD(Min).

NOTE 6 The start point of tCSL/tXP and the end point of tCSL are crossover point of VILPD(Max).


NOTE 7 Power Down Entry command can be issued at Th0.

NOTE 8 CA input is required be Low during tCSH.

**Figure 152 — Basic Power-Down Entry and Exit Timing during WCK2CK Sync State**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)


In the following cases, the basic timing which is shown in Figure 150, Figure 151 and Figure 152 for the command interval to Power Down and/or clock stop/frequency change timing do not apply.



- NOTE 1 Power down exit command (CS High) can be issued if  $t_{CSPD}$  is satisfied.  
There is no dependency for power down exit command on  $t_{RCD}$ .
- NOTE 2 Sum of  $t_{CMDPD}$ ,  $t_{CSPD}$ ,  $t_{CSH}$  and  $t_{XP}$  is always longer than  $t_{RCD(min)}$ .
- NOTE 3  $t_{RCD}$  is required to be met, if clock is to be stopped or floated after Power Down Entry.  
Even in this case,  $t_{CSLCK}$  is required to be met.

Figure 153 — Activate to Power Down Entry without Clock Stop/Frequency Change

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 Power down exit command (CS High) can be issued if  $t_{CSPD}$  is satisfied.


There is no dependency for power down exit command on  $t_{RPaB}$ .

NOTE 2 Sum of  $t_{CMDPD}$ ,  $t_{CSPD}$ ,  $t_{CSH}$  and  $t_{XP}$  is always longer than  $t_{RPaB(min)}$ .

NOTE 3  $t_{RPaB}$  is required to be met, if clock is to be stopped or floated after Power Down Entry. Even in this case,  $t_{CSLCK}$  is required to be met.

Figure 154 — All Bank Precharge to Power Down Entry without Clock Stop/Frequency Change


### 7.5.7.1 Power-Down Entry and Exit (cont'd)



- NOTE 1 Power down exit command (CS High) can be issued if  $t_{CSPD}$  is satisfied.  
There is no dependency for power down exit command on  $t_{RPPb}$ .
- NOTE 2 Sum of  $t_{CMDPD}$ ,  $t_{CSPD}$ ,  $t_{CSH}$  and  $t_{XP}$  is always longer than  $t_{RPPb(min)}$ .
- NOTE 3  $t_{RPPb}$  is required to be met, if clock is to be stopped or floated after Power Down Entry.  
Even in this case,  $t_{CSLCK}$  is required to be met.

**Figure 155 — Per Bank Precharge to Power Down Entry without Clock Stop/Frequency Change**

## 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.

NOTE 2 Assumption:  $t_{WCK2DQO}=1900$  ps,  $t_{CK}=1250$  ps,  $t_{RPST} = 4.5nWCK$ ,  $t_{WCKPST} = 6.5nWCK$

NOTE 3  $RL+RU(t_{WCK2DQO}(max)/t_{CK})+BL/n_{max}+RU(t_{WCKPST}/t_{CK})$


NOTE 4  $t_{WCK2DQO}(max)$  is applied  $t_{WCK2DQO\_LF}(max)$  or  $t_{WCK2DQO\_HF}(max)$  depending on MR18 OP[3]: WCK Frequency Mode setting.

MR18 OP[3]=0<sub>B</sub>:  $t_{WCK2DQO\_LF}(max)$  MR18 OP[3]=1<sub>B</sub>:  $t_{WCK2DQO\_HF}(max)$

NOTE 5 Input clock frequency can be changed or the input clock can be stopped or floated after  $t_{CSLCK}$  from Power Down command.

**Figure 156 — Read and Read with AP to Power-Down Entry: 8B Mode CKR=4:1, NT-ODT=Disable**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1  $tWCK2CK$  is 0ps in this instance.

NOTE 2 Assumption:  $tWCK2DQO=1900$  ps,  $tCK=1250$  ps,  $tRPST = 2.5nWCK$ ,  $tWCKPST = 4.5nWCK$

NOTE 3  $RL+RU(tWCK2DQO(max)/tCK)+BL/n_{max}+RU(tWCKPST/tCK)$


NOTE 4  $tWCK2DQO(max)$  is applied  $tWCK2DQO\_LF(max)$  or  $tWCK2DQO\_HF(max)$  depending on MR18 OP[3]:  
WCK Frequency Mode setting.

MR18 OP[3]=0<sub>B</sub>:  $tWCK2DQO\_LF(max)$  MR18 OP[3]=1<sub>B</sub>:  $tWCK2DQO\_HF(max)$

NOTE 5 Input clock frequency can be changed or the input clock can be stopped or floated after  $tCSLCK$  from Power Down command.

Figure 157 — Read and Read with AP to Power-Down Entry: 16B Mode CKR=2:1, NT-ODT=Disable

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 tWCK2CK is 0 ps in this instance.

NOTE 2 tRPST = 4.5nWCK, tWCKPST = 6.5nWCK


NOTE 3 ODTLon\_RD + RU(tODT\_RDon(max)/tCK)

NOTE 4 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK from Power Down command.

**Figure 158 — Read with AP to Power-Down Entry: 16B Mode CKR=4:1 NT-ODT=Enable**



### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 tWCK2CK is 0 ps in this instance.

NOTE 2  $t_{RPST} = 4.5nWCK$ ,  $t_{WCKPST} = 6.5nWCK$

NOTE 3  $ODT_{Lon\_RD+RU}(tODT\_RDon(max)/tCK) + 1nCK$


NOTE 4 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK from Power Down command.

**Figure 159 — Read and Read with AP to Power-Down Entry: BG Mode CKR=4:1 NT-ODT=Enable**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)

Read and Read with AP to Power-Down Entry timing also applies following case.

- Read FIFO command to Power Down entry command
- Read DQ Calibration command to Power Down entry command



NOTE 1 Power Down Entry Command is not allowed until the end of the burst operation.

NOTE 2 Minimum Delay time from Write Command or Masked Write Command to Power Down Entry is as follows.

$$WL + RU(tWCK2DQI(max)/tCK) + BL/n\_max + RU(tWR/tCK) + 1nCK:$$

RU(tWR/tCK) means Max("Analog value of tWR"/tCK(avg), 3nCK).

NOTE 3 tWCK2DQI(max) is applied tWCK2DQI\_LF(max) or tWCK2DQI\_HF(max) depending on MR18 OP[3]: WCK Frequency Mode setting.

MR18 OP[3]=0B: tWCK2DQI\_LF(max) MR18 OP[3]=1B: tWCK2DQI\_HF(max)

NOTE 4 This Timing is applied regardless of DQ ODT Disable/Enable setting: MR11 OP[2:0].

NOTE 5 This timing diagram only applies to the Write and Masked Write Commands without Auto Precharge.


NOTE 6 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK from Power Down command.

**Figure 160 — Write and Masked Write to Power-Down Entry**

Write and Masked Write to Power-Down Entry timing also applies following case.

- From a Write command following a CAS Write X command to Power Down entry command.

### 7.5.7.1 Power-Down Entry and Exit (cont'd)




- NOTE 1 Power Down Entry Command is not allowed until the end of the burst operation.
- NOTE 2 Minimum Delay time from Write with Auto Precharge Command or Masked Write with Auto Precharge Command to Power Down Entry Command is more than as follows:  
 $WL + RU(tWCK2DQI(max)/tCK) + BL/n\_max + nWR + 1nCK + tCMDPD$
- NOTE 3  $tWCK2DQI(max)$  is applied  $tWCK2DQI\_LF(max)$  or  $tWCK2DQI\_HF(max)$  depending on MR18 OP[3]: WCK Frequency Mode setting.  
 MR18 OP[3]=0B:  $tWCK2DQI\_LF(max)$  MR18 OP[3]=1B:  $tWCK2DQI\_HF(max)$
- NOTE 4 tCMDPD is attributed to internal Precharge command.
- NOTE 5 This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].
- NOTE 6 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK from Power Down command.

**Figure 161 — Write with AP and Masked Write with Auto Precharge to Power-Down Entry**

Write and Masked Write to Power-Down Entry timing also applies following case.

- From a Write with AP command following a CAS Write X command to Power Down entry command.

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1  $tWCK2CK$  is 0ps in this instance.

NOTE 2 Power Down Entry Command is not allowed until the end of the burst operation.

NOTE 3 Assumption:  $tWCK2DQO=1900ps$ ,  $tCK=1250ps$ ,  $tRPST = 4.5nWCK$ ,  $tWCKPST = 6.5nWCK$

NOTE 4  $RL+RU(tWCK2DQO(max)/tCK)+BL/n\_max+RU(tWCKPST/tCK)$


NOTE 5  $tWCK2DQO(max)$  is applied  $tWCK2DQO\_LF(max)$  or  $tWCK2DQO\_HF(max)$  depending on MR18 OP[3]: WCK Frequency Mode setting.

MR18 OP[3]=0<sub>B</sub>:  $tWCK2DQO\_LF(max)$  MR18 OP[3]=1<sub>B</sub>:  $tWCK2DQO\_HF(max)$

NOTE 6 Input clock frequency can be changed or the input clock can be stopped or floated after  $tCSLCK$  from Power Down command.

**Figure 162 — Mode Register Read to Power-Down Entry: 8B Mode CKR=4:1**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1  $tWCK2CK$  is 0ps in this instance.

NOTE 2 Assumption:  $tWCK2DQO=1900ps$ ,  $tCK=1250ps$ ,  $tRPST = 2.5nWCK$ ,  $tWCKPST = 4.5nWCK$

NOTE 3  $RL+RU(tWCK2DQO(max)/tCK)+BL/n_{max}+RU(tWCKPST/tCK)$


NOTE 4  $tWCK2DQO(max)$  is applied  $tWCK2DQO\_LF(max)$  or  $tWCK2DQO\_HF(max)$  depending on MR18 OP[3]:  
WCK Frequency Mode setting.

MR18 OP[3]=0<sub>B</sub>:  $tWCK2DQO\_LF(max)$  MR18 OP[3]=1<sub>B</sub>:  $tWCK2DQO\_HF(max)$

NOTE 5 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK from Power Down command.

**Figure 163 — Mode Register Read to Power-Down Entry: 16B Mode CKR=2:1**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1  $tWCK2CK$  is 0ps in this instance.


NOTE 2  $tRPST = 4.5nWCK$ ,  $tWCKPST = 6.5nWCK$

NOTE 3  $ODTLon\_RD + RU(tODT\_RDon(max)/tCK)$

NOTE 4 Input clock frequency can be changed or the input clock can be stopped or floated after  $tCSLCK$  from Power Down command.

**Figure 164 — Mode Register Read to Power-Down Entry: 16B Mode CKR=4:1 NT-ODT=Enable**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 tWCK2CK is 0ps in this instance.


NOTE 2 tRPST = 4.5nWCK, tWCKPST = 6.5nWCK

NOTE 3 ODTLon\_RD+RU(tODT\_RDon(max)/tCK) + 1nCK

NOTE 4 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK from Power Down command.

**Figure 165 — Mode Register Read to Power-Down Entry: BG Mode CKR=4:1 NT-ODT=Enable**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)




NOTE 1 tMRWPD is required to be satisfied.

NOTE 2 This timing is the general definition for Power Down Entry after Mode Register Write Command. When a Mode Register Write Command changes a parameter or starts an operation that requires special timing longer than tMRWPD, that timing is required to be satisfied before Power Down Entry Command is issued. Changing the  $V_{REF}(DQ)$  value is one example, in this case the appropriate  $V_{REF\_time}$  Short/Middle/Long is required to be satisfied.

NOTE3 MRW-1/2 command includes DCM stop command.

**Figure 166 — Mode Register Write to Power Down Entry**



NOTE 1 tWCK2CK is 0ps in this instance.


NOTE 2 tWCKENL\_FS=1nCK, tWCKPRE\_Static=1nCK

NOTE 3 WCK input is required to be continued at least the end of tCSLCK.

**Figure 167 — CAS(WS\_FS) to Power Down Entry**



### 7.5.7.1 Power-Down Entry and Exit (cont'd)




NOTE 1 In case of the first one cycle of  $t_{WCKPRE\_Toggle\_FS}$  completes on the same cycle for  $t_{CSLCK}$ .

NOTE 2  $t_{CK}=1.25ns$ ,  $t_{CMDPD}=3nCK$ ,  $t_{CSLCK}=4nCK = (RU(5/1.25))$ .

NOTE 3  $t_{WCKENL\_FS} = 2nCK$ ,  $t_{WCKPRE\_Static} = 4nCK$ .

**Figure 168 — CAS\_WS\_FS Command Followed by Power Down Entry Command:  
Clock Frequency = 800 MHz**

## 7.5.7.1 Power-Down Entry and Exit (cont'd)




NOTE 1 In case of the period of  $t_{WCKPRE\_Static}$  completes on the same cycle for  $t_{CSLCK}$ .

NOTE 2  $t_{CK}=1.066\text{ns}$ ,  $t_{CMDPD}=3nCK$ ,  $t_{CSLCK}=5nCK = (RU(5/1.066))$ .

NOTE 3  $t_{WCKENL\_FS} = 3nCK$ ,  $t_{WCKPRE\_Static} = 5nCK$ .


**Figure 169 — CAS\_WS\_FS Command Followed by Power Down Entry Command:  
Clock Frequency = 938 MHz**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 ZQ Calibration continues if Power Down Entry Command is issued after t<sub>ZQPD</sub> is satisfied.

**Figure 170 — Multi Purpose Command for Start ZQ Calibration to Power-Down Entry**




NOTE 1 ZQ Latch continues if Power Down Entry Command is issued after t<sub>ZQPD</sub> is satisfied.

**Figure 171 — Multi Purpose Command for ZQ Latch Command to Power-Down Entry**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)


Power Down Entry command can be issued after  $t_{CMDPD}$  is satisfied, even though the Oscillator is running. However, in this case, the value of Oscillator Count in MR35/36(38/39) will be lost. If the value of Oscillator Count in Mode Register would like to be retained, the entering power down timing should be satisfied per the following timing.



NOTE 1 WCK2DQI interval timer run time setting: MR37 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQI interval timer run time setting: MR37 OP[7:0]


**Figure 172 — MPC for Start WCK2DQI Interval Oscillator to Power-Down Entry**



NOTE 1 WCK2DQI interval timer run time setting: MR37 OP[7:0]=00000000<sub>B</sub>.

NOTE 2 If WCK2DQI interval timer run stop to automatic is not set: MR37 OP[7:0]=00000000<sub>B</sub>, Stop WCK2DQI Interval Oscillator command is required before Power down Entry for preventing OSC result contamination and saving OSC operating power.

**Figure 173 — MPC for Stop WCK2DQI Interval Oscillator to Power-Down Entry**




NOTE 1 WCK2DQO interval timer run time setting: MR40 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQO interval timer run time setting: MR40 OP[7:0]

**Figure 174 — MPC for Start WCK2DQO Interval Oscillator to Power-Down Entry**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)




NOTE 1 WCK2DQO interval timer run time setting: MR40 OP[7:0]=00000000<sub>B</sub>.

NOTE 2 If WCK2DQO interval timer run stop to automatic is not set: MR40 OP[7:0]=00000000<sub>B</sub>, Stop WCK2DQO Interval Oscillator command is required before Power down Entry for preventing OSC result contamination and saving OSC operating power.

**Figure 175 — MPC for Stop WCK2DQO Interval Oscillator to Power-Down Entry**

Self Refresh Entry with Power Down Entry command can also be issued after tCMDPD is satisfied, even though the Oscillator is running. However, in this case, the value of Oscillator Count in MR35/36(38/39) will be lost. If the value of Oscillator Count in Mode Register would like to be retained, the entering Self Refresh Entry with Power Down timing should be satisfied a following timing.




NOTE 1 WCK2DQI interval timer run time setting: MR37 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQI interval timer run time setting: MR37 OP[7:0]

**Figure 176 — MPC for Start WCK2DQI Interval Oscillator to Self Refresh with Power-Down Entry**


### 7.5.7.1 Power-Down Entry and Exit (cont'd)



NOTE 1 WCK2DQI interval timer run time setting: MR37 OP[7:0]=00000000<sub>B</sub>.

NOTE 2 If WCK2DQI interval timer run stop to automatic is not set: MR37 OP[7:0]=00000000<sub>B</sub>, Stop WCK2DQI Interval Oscillator command is required before Self Refresh with Power Down Entry for preventing OSC result contamination and saving OSC operating power.

**Figure 177 — MPC for Stop WCK2DQI Interval Oscillator to Self Refresh with Power-Down Entry**




NOTE 1 WCK2DQO interval timer run time setting: MR40 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQO interval timer run time setting: MR40 OP[7:0]

**Figure 178 — MPC for Start WCK2DQO Interval Oscillator to Self Refresh with Power-Down Entry**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)




NOTE 1 WCK2DQO interval timer run time setting: MR40 OP[7:0]=00000000<sub>B</sub>.

NOTE 2 If WCK2DQO interval timer run stop to automatic is not set: MR40 OP[7:0]=00000000<sub>B</sub>, Stop WCK2DQO Interval Oscillator command is required before Self Refresh with Power Down Entry for preventing OSC result contamination and saving OSC operating power.

**Figure 179 — MPC for Stop WCK2DQO Interval Oscillator to Self Refresh with Power-Down Entry**

If the value of Oscillator Count in MR35/36(38/39) needs to retain, the delay time from OSC Start/Stop command to Power Down Entry command should satisfy the timing defined in Figure 172 to Figure 175 even though during Self Refresh State.




NOTE 1 WCK2DQI interval timer run time setting: MR37 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQI interval timer run time setting: MR37 OP[7:0]

**Figure 180 — MPC for Start WCK2DQI Interval Oscillator to Power-Down Entry during Self Refresh**

### 7.5.7.1 Power-Down Entry and Exit (cont'd)


Deep Sleep Mode Entry command can also be issued after  $t_{CMDPD}$  is satisfied, even though the Oscillator is running. However, in this case, the value of Oscillator Count in MR35/36(38/39) will be lost. If the value of Oscillator Count in Mode Register would like to be retained, the entering Deep Sleep Mode timing should be satisfied a following timing.



NOTE 1 WCK2DQI interval timer run time setting: MR37 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQI interval timer run time setting: MR37 OP[7:0]


**Figure 181 — MPC for Start WCK2DQI Interval Oscillator to Deep Sleep Mode Entry**



NOTE 1 WCK2DQI interval timer run stop to automatic is not set: MR37 OP[7:0]=00000000<sub>B</sub>.

NOTE 2 If WCK2DQI interval timer run stop to automatic is not set: MR37 OP[7:0]=00000000<sub>B</sub>, Stop WCK2DQI Interval Oscillator command is required before Deep Sleep Entry for preventing OSC result contamination and saving OSC operating power.

**Figure 182 — MPC for Stop WCK2DQI Interval Oscillator to Deep Sleep Mode Entry**




NOTE 1 WCK2DQO interval timer run time setting: MR40 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQO interval timer run time setting: MR40 OP[7:0]

**Figure 183 — MPC for Start WCK2DQO Interval Oscillator to Deep Sleep Mode Entry**



### 7.5.7.1 Power-Down Entry and Exit (cont'd)




NOTE 1 WCK2DQO interval timer run time setting: MR40 OP[7:0]=00000000<sub>B</sub>.

NOTE 2 If WCK2DQO interval timer run stop to automatic is not set: MR40 OP[7:0]=00000000<sub>B</sub>, Stop WCK2DQO Interval Oscillator command is required before Deep Sleep Entry for preventing OSC result contamination and saving OSC operating power.

**Figure 184 — MPC for Stop WCK2DQO Interval Oscillator to Deep Sleep Mode Entry**

If the value of Oscillator Count in MR35/36(38/39) needs to retain, the delay time from OSC Start/Stop command to Deep Sleep Entry command should satisfy the timing defined in Figure 181 to Figure 184 even though during Self Refresh State.




NOTE 1 WCK2DQI interval timer run time setting: MR37 OP[7:0]≠00000000<sub>B</sub>.

NOTE 2 Setting counts of WCK2DQI interval timer run time setting: MR37 OP[7:0]

**Figure 185 — MPC for Start WCK2DQI Interval Oscillator to Deep Sleep Entry during Self Refresh**


7.5.7.2 WCK Input Signal Stop Timing

The WCK input signal stop timing after Power Down, Self Refresh with Power down and Deep Sleep Mode Entry when WCK Always On mode: MR18 OP[4]=1<sub>B</sub> is as shown in Figures 174–176.



NOTE 1 The input Clock and Write Clock can be stopped after tCSLCK is satisfied.


Figure 186 — Power Down Entry to CK and WCK Stop Timing



NOTE 1 The input Clock and Write Clock can be stopped after tCSLCK is satisfied.

Figure 187 — Self Refresh with Power Down Entry to CK and WCK Stop Timing

### 7.5.7.2 WCK Input Signal Stop Timing (cont'd)



NOTE 1 The input Clock and Write Clock can be stopped after tCSLCK is satisfied.

**Figure 188 — Deep Sleep Mode Entry to CK and WCK Stop Timing**

### 7.5.7.3 CS ODT Behavior Option

LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>) supports an optional function that CS ODT enable is continuing during Power Down Mode when CS ODT setting is enabled.

MR1 OP[0] indicates whether CS ODT behavior option is supported or not. If MR1 OP[0]=1<sub>B</sub>, CS ODT behavior option can be selected by MR11 OP[7].

MR1 OP[0]=0<sub>B</sub>


CS ODT behavior option cannot be selected.

MR1 OP[0]=1<sub>B</sub>

Basic CS ODT behavior and CS ODT behavior option can be selected by MR11 OP[7].

Basic CS ODT behavior is that CS ODT is disabled during Power Down Mode.

The timing diagram when CS ODT behavior option is disabled during Power Down Mode, refer to Figure 151 in Power Down Section.



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times where the CA input is indicated "don't care" together.

NOTE 2 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK is satisfied and during Power Down, provided that upon exiting Power Down, the clock stable and within specified limits for a minimum of tCKCSH of stable clock prior to Power Down exit and clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

NOTE 3 The start point of tCSH and the end point of tCSPD/tCKCSH are crossover point of VIH<sub>PD</sub>(Min).

NOTE 4 The start point of tCSL/tXP and the end point of tCSL are crossover point of VIL<sub>PD</sub>(Max).

NOTE 5 Minimum CS High input voltage level for exiting Power-Down mode is required to be equal or more than ViH<sub>PD</sub>(min.) even though CS ODT is turned-on.

NOTE 6 Power Down Entry command can be issued at Th0.

NOTE 7 CA input is required be Low during tCSH.

**Figure 189 — Power-Down Entry and Exit Timing with CS ODT Behavior Option**

### 7.5.7.4 Power-Down AC Timings

Table 245 — Power Down AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Power-Down Timing					
Delay time from PDE to CS goes High	tCSPD	Min.	10.0ns + 1tCK	ns	1,2
Delay from valid command to PDE	tCMDPD	Min.	3nCK	nCK	3
Valid Clock Requirement after PDE	tCSLCK	Min.	Max(5ns, 3nCK)	ns	1
Valid Clock Requirement before CS goes High	tCKCSH	Min.	2nCK	nCK	
Valid Low Requirement for CA before CS goes High	tCACSH	Min	1.75 ns	ns	
Exit Power-Down to next valid command delay	tXP	Min.	Max(7ns, 3nCK)	ns	1
Minimum CS High Pulse width @ PDX	tCSH	Min.	3	ns	
Minimum CS Low Duration time @ PDX	tCSL	Min.	4	ns	
Minimum CA Low Duration time @ PDX	tCSCAL	Min	1.75	ns	
Delay from MRW command to PDE	tMRWPD	Min.	Max(14ns, 6nCK)	ns	1,4
Delay from ZQ Calibration Start/Latch Command to PDE	tZQPD	Min.	3nCK	ns	
Delay from MPC OSC Start/Stop Command to PDE	tOSCPD	Min	Max(40ns,8nCK)	ns	
Delay from PD/DSM Entry to CS ODT OFF	tPDECSODTOFF	Max	10ns + 1tCK	ns	2
Delay from Power Down Exit to CS ODT ON	tPDXCSODTON	Max	20	ns	
<p>NOTE 1 Delay time has to satisfy both analog time(ns) and clock count(nCK). For example, tCSLCK will not expire until CK has toggled through at least 3 full cycles(3*tCK) and 5ns has transpired. The case which 3nCK is applied to is shown below.</p> <p>NOTE 2 The tCK value where is the operating frequency at issuing the PDE command.</p> <p>NOTE 3 The SRX command is included in the valid command and the SRE command is not included in the valid command.</p> <p>NOTE 4 Following MR change applies special delay time. See Table 248 for detail. VREF(CA) Setting: MR12 OP[6:0] VREF Current Generator (VRCG): MR16 OP[6]</p>					

## 7.5.7.4 Power-Down AC Timings (cont'd)

Table 246 — Read and Read with Precharge to Power Down Entry: NT ODT is Disabled<sup>1</sup>

RDQS Mode	CKR	Bank/BG ORG.	Read and Read w/ Precharge to Power Down Entry	Unit
Disable	2:1	16B	RL+RU(tWCK2DQO/tCK)+BL/n_max+RU(tWCKPST/tCK)	nCK
Disable	2:1	8B		
Disable	4:1	16B		
Disable	4:1	8B		
Enable	2:1	16B		
Enable	2:1	8B		
Enable	4:1	BG		
Enable	4:1	16B		
Enable	4:1	8B		
NOTE 1 tWCK2DQO(max) is applied tWCK2DQO_LF(max) or tWCK2DQO_HF(max) depending on MR18 OP[3]: WCK Frequency Mode setting. MR18 OP[3]=0B: tWCK2DQO_LF(max) MR18 OP[3]=1B: tWCK2DQO_HF(max)				

Table 247 — Read and Read with Precharge to Power Down Entry: NT ODT is Enabled

RDQS Mode	CKR	Bank/BG ORG.	Read and Read w/ Precharge to Power Down Entry	Unit
Disable	2:1	16B	ODTLon_RD+RU(tODT_RDOn(max)/tCK)+2	nCK
Disable	2:1	8B		
Disable	4:1	16B	ODTLon_RD+RU(tODT_RDOn(max)/tCK)	nCK
Disable	4:1	8B		
Enable	2:1	16B	ODTLon_RD+RU(tODT_RDOn(max)/tCK)	nCK
Enable	2:1	8B		
Enable	4:1	BG	ODTLon_RD+RU(tODT_RDOn(max)/tCK)+1	nCK
Enable	4:1	16B	ODTLon_RD+RU(tODT_RDOn(max)/tCK)	nCK
Enable	4:1	8B		

Read and Read with AP to Power-Down Entry timing also applies following case.

- Read FIFO command to Power Down entry command
- Read DQ Calibration command to Power Down entry command
- Mode Register Read command to Power Down entry command

Table 248 — Special Timing to Mode Register Write to Power Down Entry

Current Command	Next Command	Timing Constraints (Min)	Note
MRW to VREF(CA) Setting	Power Down Entry	tVREFCA_Long(max)=250 ns + 0.5tCK tVREFCA_Short(max)=200 ns + 0.5tCK tVREFCA_Weak(max)=1ms	
MRW to VREF(DQ) Setting		tVREFDQ_Long(max)=250 ns + 0.5tCK tVREFDQ_Short(max)=200 ns + 0.5tCK tVREFDQ_Weak(max)=1ms	
MRW to VRCG Enable		VRCG_ENABLE(max) = 150 ns	
MRW to VRCG Disable		tVRCG_DISABLE(max) = 100 ns	

### 7.5.8 Deep Sleep Mode

Deep Sleep Mode is an additional Self-Refresh mode with longer Entry/Exit times allowing the SDRAM to manage internal circuits for low current consumption (specified by IDD6DS). Deep Sleep Mode is entered by Self Refresh Entry Command defined by having CS HIGH, CA[2:0] LOW, CA3 HIGH, CA4 LOW, CA5 HIGH and CA6 HIGH at the rising edge of the clock and CS don't care, CA[4:0] Valid (Valid that means it is Logic Level, High or Low), CA5 HIGH and CA6 LOW at the falling edge of the clock. Deep Sleep Mode is only allowed when read data burst is completed and SDRAM is idle state or Self Refresh state. Deep Sleep Mode state diagram is shown below.




Figure 190 — Deep Sleep Mode State Diagram

Once the SDRAM is entered in Deep Sleep Mode, it is recommended that Deep Sleep Mode is maintained for relatively long time to reduce Self Refresh current more efficiently. It is functionally possible that SDRAM is exited quickly after Deep Sleep Mode issued. But, the short Deep Sleep Mode duration time is of little avail to reduce IDD6 Current. tPDN\_DSM is the minimum recommended time for Deep Sleep Mode duration.

In Deep Sleep Mode, SDRAM is almost turned off except for Self-refresh operation parts; this means that the data is retained during Deep Sleep mode. Deep Sleep Mode state is asynchronously exited to Self-Refresh Power Down mode when CS toggles HIGH (VIHPD (Min.)). The SDRAM must be satisfied tXSR\_DSM to be fully re-powered up and then the SDRAM is ready for normal operations.


When CA, CK ODT is enabled via MR11 OP[6:4], MR17 OP[3] and OP[5], the rank providing ODT will continue to terminate CA, CK bus in all SDRAM states including Active Self-refresh, Self-refresh Power-down, Active Power-down, Idle Power-down and Deep Sleep Mode. CS ODT is enabled via MR17 OP[4]; the rank providing ODT will continue to terminate the CS input in all DRAM states except Idle Power-down, Active Power-down, Self-refresh Power-down and Deep Sleep Mode. CS ODT state goes OFF ignoring MRS ODT state after Power-Down Entry is issued and returns to MRS ODT state with Power-Down Exit.

When NT-ODT is enabled via MR11 OP[3] and MR41 OP[7:5], SDRAM provides its NT-ODT termination during Deep Sleep Mode to guarantee other ranks stable operation.

LPDDR5 SDRAM can operate in Deep Sleep Mode in both the standard and elevated temperature ranges. SDRAM will also manage Self Refresh power consumption when the operating temperature changes lower at low temperature and higher at high temperature.

Deep Sleep Mode entry and exit are shown in Figure 191 - Figure 194 and the related AC timing parameters are defined in Table 249.

## 7.5.8 Deep Sleep Mode (cont'd)




- NOTE 1 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCSH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- NOTE 2 VIH(Min) and VIL(Max) level of CS is 550mV/130mV.
- NOTE 3 tPDN and tPDN\_DSM indicate different periods.  
 - tPDN: Minimum interval between Deep Sleep Mode Entry and Exit  
 - tPDN\_DSM: Minimum Deep Sleep Mode duration time for SDRAM compliance with IDD6DS power specification.
- NOTE 4 SDRAM can accept the following commands; PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC and MRW except PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM:MR57 OP[7:6], RFMSBC MR57 OP[5:4] and DRFM:MR75 OP[5:2] setting after Tg0.
- NOTE 5 CA input is required to be Low during tCSH.

**Figure 191 — Deep Sleep Mode Entry in IDLE State and Exit Timing: CS ODT Disable**



### 7.5.8 Deep Sleep Mode (cont'd)



NOTE 1 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCSH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

NOTE 2 VIHPD(Min) and VILPD(Max) level of CS is 550mV/130mV.

NOTE 3 tPDN and tPDN\_DSM indicate different periods.


- tPDN: Minimum interval between Deep Sleep Mode Entry and Exit
- tPDN\_DSM: Minimum Deep Sleep Mode duration time for SDRAM compliance with IDD6DS power specification.

NOTE 4 SDRAM can accept the following commands; PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC and MRW except PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM:MR57 OP[7:6], RFMSBC MR57 OP[5:4] and DRFM:MR75 OP[5:2] setting after Th1.

NOTE 5 CA input is required to be Low during tCSH.

**Figure 192 — Deep Sleep Mode Entry in IDLE State and Exit Timing: CS ODT Enable**

## 7.5.8 Deep Sleep Mode (cont'd)



**NOTE 1** Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCSH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

**NOTE 2** VIH(PD(Min) and VIL(PD(Max) level of CS is 550mV/130mV.

**NOTE 3** tPDN and tPDN\_DSM indicate different periods.

- tPDN: Minimum interval between Deep Sleep Mode Entry and Exit


- tPDN\_DSM: Minimum Deep Sleep Mode duration time for SDRAM compliance with IDD6DS power specification.

**NOTE 4** SDRAM can accept the following commands; PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC and MRW except PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM:MR57 OP[7:6], RFMSBC MR57 OP[5:4] and DRFM:MR75 OP[5:2] setting after Th0.

**NOTE 5** CA input is required to be Low during tCSH.

**Figure 193 — Deep Sleep Mode Entry in Self Refresh State and Exit Timing: CS ODT Disable**

### 7.5.8 Deep Sleep Mode (cont'd)



NOTE 1 Input clock frequency can be changed or the input clock can be stopped or floated after tCSLCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCSH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

NOTE 2 VIHPD(Min) and VILPD(Max) level of CS is 550mV/130mV.

NOTE 3 tPDN and tPDN\_DSM indicate different periods.

- tPDN: Minimum interval between Deep Sleep Mode Entry and Exit
- tPDN\_DSM: Minimum Deep Sleep Mode duration time for SDRAM compliance with IDD6DS power specification.

NOTE 4 SDRAM can accept the following commands, PDE, DSM, MRR, CAS, DES, SRX, MPC, RFF, WFF, RDC and MRW except PASR: MR23 OP[7:0], Optimized Refresh mode: MR25 OP[7], PARC: MR25 OP[6], ARFM:MR57 OP[7:6], RFMSBC MR57 OP[5:4] and DRFM:MR75 OP[5:2] setting after Tk1.

NOTE 5 CA input is required to be Low during tCSH.

**Figure 194 — Deep Sleep Mode Entry in Self Refresh State and Exit Timing: CS ODT Enable**

**7.5.8 Deep Sleep Mode (cont'd)****Table 249 — Deep Sleep Mode AC Timing Table**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Deep Sleep Mode Timing					
Minimum interval between Deep Sleep Mode Entry and Exit	tPDN	Min	10ns + 1tCK	ns	1
Minimum Deep Sleep Mode duration time for SDRAM compliance with IDD6DS power specification	tPDN_DSM	Min.	4	ms	
Delay from Deep Sleep Mode Exit to SRX	tXSR_DSM	Min.	200	μs	
Delay from Deep Sleep Mode Exit to Power-Down Exit	tXDMS_XP	Min.	190	μs	
Delay from PD/DSM entry to CS ODT OFF	tPDECSODTOFF	Max	10ns + 1tCK	ns	1
Delay from Power Down Exit to CS ODT ON	tPDXCSODTON	Max	20	ns	
NOTE 1 1tCK for this timing is the tCK value of the operating frequency when the DSM Entry command is issued.					

## 7.6 Other Operation

### 7.6.1 Mode Register Read

The Mode Register Read (MRR) command is used to read configuration and status data from the LPDDR5-SDRAM registers. The MRR command is initiated with CS and CA[6:0] in the proper state as defined by the Command Truth Table, Table 201. The mode register address operands (MA[6:0]) allow the user to select one of 128 registers. The mode register contents are available on the first 8 UI's data bits of DQ[7:0] after RL + tWCK2DQO following the MRR command. Subsequent data bits contain valid but undefined content. WCK is toggled for the duration of the Mode Register READ burst. MRR has a command burst length 16 regardless of BG, 16bank or 8bank mode.

In byte mode, the lower byte device follows the DQ output mapping in Table 250 because only DQ[7:0] is used to show the output from mode register. The upper byte device follows the DQ output mapping in Mode Register Read and Table 251 (MRR data).

MRR operation must not be interrupted.


**Table 250 — DQ Output Mapping for Lower Byte<sup>1,2</sup>**

UI	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0	OP0								V							
DQ1	OP1								V							
DQ2	OP2								V							
DQ3	OP3								V							
DQ4	OP4								V							
DQ5	OP5								V							
DQ6	OP6								V							
DQ7	OP7								V							
DQ[15:8]	V															
DMI[1:0]	V															
NOTE 1	MRR data is extended to first 8 UI's for DRAM controller to sample data easily.															
NOTE 2	The read preamble and post amble of MRR are the same as normal read operation.															

## 7.6.1 Mode Register Read (Cont'd)

Table 251 — DQ Output Mapping for Upper Byte<sup>1,2</sup>

UI	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ[7:0]	V															
DQ8	OP0								V							
DQ9	OP1								V							
DQ10	OP2								V							
DQ11	OP3								V							
DQ12	OP4								V							
DQ13	OP5								V							
DQ14	OP6								V							
DQ15	OP7								V							
DMI[1:0]	V															
NOTE 1 MRR data is extended to first 8 UI's for DRAM controller to sample data easily.																
NOTE 2 The read preamble and post amble of MRR are the same as normal read operation.																




- NOTE 1 Only BL=16 is supported.  
NOTE 2 Only DES is allowed during tMRR period.  
NOTE 3 There are some exceptions about issuing commands after tMRR. Refer to MRR/MRW Timing Constraints Table for details.  
NOTE 4 DBI is disable mode.  
NOTE 5 DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.  
NOTE 6 tWCK2CK is 0ps in this instance.

Figure 195 — Mode Register Read Operation: BG Mode

### 7.6.1.1 MRR after Read and Write Command

After a prior Read and Read with AP Command, the MRR command must not be issued earlier than  $RL + BL/n\_max + RD(tWCKPST/tCK) + 2nCK$  clock cycles, in a similar way  $WL + BL/n\_max + RU(tWTR/tCK)$  clock cycles after a prior Write, Write with AP, Masked Write, Masked Write with AP and Write FIFO command in order to avoid the collision of Read and Write burst data on SDRAM's internal Data bus. The timing variable "BL/n\_max" is defined in the effective burst length table.



NOTE 1 The minimum number of clock cycles from the burst READ command to the MRR command is  $RL + BL/n\_max + RD(tWCKPST/tCK) + 2nCK$ . The timing variable "BL/n\_max" is defined in the effective burst length table.


NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 3 tWCK2CK is 0ps in this instance.

NOTE 4 tWCKPST=2.5nWCK, RD(tWCKPST/tCK)=0

Figure 196 — READ to MRR Timing: 16B Mode, CKR=4:1

### 7.6.1.1 MRR after Read and Write Command (cont'd)




- NOTE 1 The minimum number of clock cycles from the burst write command to the MRR command is  $WL + BL/n_{max} + RU(tWTR/tCK)$ . The timing variable "BL/n<sub>max</sub>" is defined in the effective burst length table.
- NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.
- NOTE 3 tWCK2CK is 0ps in this instance.

Figure 197 — Write to MRR Timing: 16B Mode, CKR=4:1



### 7.6.1.2 MRR after Power-Down Exit

Following the power-down state, an additional time,  $t_{MRRI}$ , is required prior to issuing the mode register read (MRR) command. This additional time is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from power-down mode.



NOTE 1 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 2  $t_{WCK2CK}$  is 0ps in this instance.


Figure 198 — MRR following Power Down State

Table 252 — Mode Register Read/Write AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
Mode Register Read/Write Timing					
Additional time after $t_{XP}$ has expired until MRR command may be issued	$t_{MRRI}$	Min.	$t_{RCD} + 2nCK$	ns	1
MODE REGISTER READ command period	$t_{MRR}$	Min.	4 @ CK:WCK=1:4 8 @ CK:WCK=1:2	nCK	
MODE REGISTER WRITE command period	$t_{MRW}$	Min.	Max (10ns, 5nCK)	ns	
Mode register set command delay	$t_{MRD}$	Min.	Max (14ns, 5nCK)	ns	
NOTE 1 In LPDDR5X case (MR8 OP[1:0]=01 <sub>B</sub> ), $t_{RCD}$ applies the period from ACT-2 to Read/Masked Write command. See Core AC Timing Parameters by Speed Grade section for detail.					

## 7.6.2 Mode Register Write

The Mode Register Write (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated by setting CS and CA[6:0] to valid levels as defined in Table 201. The mode register address and the data written to the mode registers is contained in CA[6:0]. The Mode Register Write command is composed of two commands, MRW-1 command and MRW-2 command. But, MRW-1 command must be followed by MRW-2 command consecutively. The MRW command period is defined by tMRW. The Mode Register Write command to read-only registers have no impact on the functionality of the device.



NOTE 1 Only DES command is allowed during tMRW and tMRD periods.

**Figure 199 — Mode Register Write Timing**

**Table 253 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)**

Current State	Command	Intermediate State	Next State
SDRAM		SDRAM	SDRAM
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle
Bank(s) Active	MRR	Mode Register Reading	Bank(s) Active
	MRW	Mode Register Writing	Bank(s) Active

### 7.6.2.1 Mode Register Write Disable Control for Byte Mode Device

Byte mode device may share their CK\_c/CK\_t, CS and CA's between upper byte and lower byte of device. Setting MR20 OP[5:4] will allow disabling upper and lower bytes independently for an MRW to the following mode registers. MR20 OP[5:4] (MRW Byte Mode Disable) control specific mode register write operation.

MRW Byte Mode Disable control following mode register OP code.

MR13 OP[1:0] Thermal Offset

MR25 OP[5:4] CA BUS TERM, CK BUS TERM

MR41 OP[4] PPRE

MR41 OP[7:5] NT DO ODT

### 7.6.3 Frequency Set Point

Frequency Set Points (FSP) allow the LPDDR5 SDRAM CA Bus to be switched between three differing operating frequencies, with changes in voltage swings and termination values, without ever being in an untrained state which could result in a loss of communication to the SDRAM. This is accomplished by duplicating all CA Bus mode register parameters, as well as other mode register parameters commonly changed with operating frequency. These tripled registers form three sets that use the same mode register addresses, with read/write access controlled by MR bit FSP-WR (Frequency Set-Point Write/Read) and the DRAM operating point controlled by another MR bit FSP-OP (Frequency Set-Point Operation). Changing the FSP-WR bit allows MR parameters to be changed for a selected Frequency Set-Point without affecting the LPDDR5-SDRAM's current operation. Once all necessary parameters have been written to the selected Set-Point, changing the FSP-OP bit will switch operation to use all of the new parameters simultaneously (within tFC), eliminating the possibility of a loss of communication that could be caused by a partial configuration change.

### 7.6.3 Frequency Set Point (cont'd)

Parameters which have three physical registers controlled by FSP-WR and FSP-OP include:

**Table 254 — Mode Register Function with Three Physical Registers**

MR#	Operand	Function	Note
MR1	OP[3]	CK mode	
	OP[7:4]	WL (Write Latency)	
MR2	OP[3:0]	RL (Read latency) and nRBTP(READ burst end to PRECHARGE delay)	
	OP[7:4]	nWR(Write-Recovery for Auto-Precharge commands)	
MR3	OP[2:0]	PDDS (Pull-Down Drive Strength)	
	OP[4:3]	BK/BG ORG (Bank/Bank Group Organization)	
	OP[5]	WLS (Write Latency Set)	
	OP[6]	DBI-RD (DBI-Read select)	
	OP[7]	DBI-WR (DBI-Write select)	
MR10	OP[0]	RDQS Post-amble mode	
	OP[1]	RDQS PRE-2 (RD Pre-amble Length)	
	OP[3:2]	WCK PST (WCK Post-amble Length)	
	OP[5:4]	RDQS PRE (RD Pre-amble Length)	
	OP[7:6]	RDQS PST (RD Post-amble Length)	
MR11	OP[2:0]	DQ ODT (DQ Bus Receiver On-Die-Termination)	
	OP[3]	NT-ODT Enable (Non Target ODT Enable)	
	OP[6:4]	CA ODT (CA Bus Receiver On-Die-Termination)	
	OP[7]	CS ODT OP (CS ODT behavior option)	
MR12	OP[6:0]	V <sub>REF</sub> (CA) (V <sub>REF</sub> (CA) Setting)	
MR14	OP[6:0]	V <sub>REF</sub> (DQ[7:0]) (V <sub>REF</sub> (DQ[7:0]) Setting)	
MR15	OP[6:0]	V <sub>REF</sub> (DQ[15:8]) (V <sub>REF</sub> (DQ[15:8]) Setting)	
MR17	OP[2:0]	SoC ODT (Controller ODT Value for VOH calibration)	
	OP[3]	ODTD-CK (CK ODT termination)	
	OP[4]	ODTD-CS (CS ODT termination)	
	OP[5]	ODTD-CA (CA ODT termination)	
MR18	OP[2:0]	WCK ODT	
	OP[3]	WCK FM (WCK Frequency Mode)	
	OP[4]	WCK ON (WCK always ON mode)	
	OP[7]	CKR (WCK to CK frequency ratio)	
MR19	OP[1:0]	DVFS (VDD2 Dynamic Voltage and Frequency Scaling Core)	
	OP[3:2]	DVFSQ (VDDQ Dynamic Voltage and Frequency Scaling VDDQ)	
	OP[4]	WCK2DQ OSC FM	
	OP[7:6]	CS ODT (CS termination)	
MR20	OP[1:0]	RDQS (Read DQS)	
	OP[3:2]	WCK mode	
MR22	OP[5:4]	WECC (Write link ECC Control)	
	OP[7:6]	RECC (Read link ECC Control)	
MR24	OP[2:0]	DFE Quantity for Lower Byte (DFEQL)	
	OP[6:4]	DFE Quantity for Upper Byte (DFEQU)	
MR30	OP[3:0]	DCA for Lower Byte (DCAL)	
	OP[7:4]	DCA for Upper Byte (DCAU)	
MR41	OP[0]	Per-pin DFE Control (PDFEC)	
	OP[7:5]	NT DQ ODT (Non-Target DQ Bus Receiver On-Die-Termination)	
MR58	OP[1:0]	DQ Up Emphasis LB (DQ pull-up pre-emphasis lower Byte)	
	OP[3:2]	DQ Dn Emphasis LB (DQ pull-down pre-emphasis lower Byte)	
	OP[5:4]	DQ Up Emphasis UB (DQ pull-up pre-emphasis upper Byte)	
	OP[7:6]	DQ Dn Emphasis UB (DQ pull-down pre-emphasis upper Byte)	
MR69	OP[3:0]	Read DCA for Lower Byte (RDCAL)	
	OP[7:4]	Read DCA for Upper Byte (RDCAU)	

See 6.3.1 for more details.

### 7.6.3 Frequency Set Point (cont'd)

Table 255 shows how the three mode registers for each of the parameters above can be modified by setting the appropriate FSP-WR value, and how device operation can be switched between operating points by setting the appropriate FSP-OP value. The FSP-WR and FSP-OP functions operate completely independently.


**Table 255 — Relation between MR Setting and DRAM Operation**

Function	MR# and Operand	Data	Operation	Note
FSP-WR	MR16 OP[1:0]	00 <sub>B</sub> (Default)	Data write to Mode Register N for FSP-OP[0] by MRW Command. Data read from Mode Register N for FSP-OP[0] by MRR Command.	1
		01 <sub>B</sub>	Data write to Mode Register N for FSP-OP[1] by MRW Command. Data read from Mode Register N for FSP-OP[1] by MRR Command.	
		10 <sub>B</sub>	Data write to Mode Register N for FSP-OP[2] by MRW Command. Data read from Mode Register N for FSP-OP[2] by MRR Command.	
FSP-OP	MR16 OP[3:2]	00 <sub>B</sub> (Default)	SDRAM operates with Mode Register N for FSP-OP[0] setting.	2
		01 <sub>B</sub>	SDRAM operates with Mode Register N for FSP-OP[1] setting.	
		10 <sub>B</sub>	SDRAM operates with Mode Register N for FSP-OP[2] setting.	

NOTE 1 FSP-WR stands for Frequency Set Point Write/Read.  
NOTE 2 FSP-OP stands for Frequency Set Point Operating Point.

#### 7.6.3.1 Frequency Set Point Update Timing

The Frequency set point update timing is shown in Figure 200. When changing the frequency set point via MR16 OP[3:2], the VRCG setting: MR16 OP[6] is required to be changed into VREF Fast Response (high current) mode at the same time. After Frequency change time( $t_{FC}$ ) is satisfied. VRCG can be changed into Normal Operation mode via MR16 OP[6].



NOTE 1 The Clock frequency change should be made during the 'frequency change' timing (Ta1 to Tb0).

For more information, refer to 7.6.7 Input Clock Stop and Frequency Change.


NOTE 2 From the rising edge of CK<sub>t</sub> (at cycle T2) until the rising edge of CK<sub>t</sub> at the end of tCKFSPX timing (Tc1), Only DES command is allowed and CS should keep Low.

**Figure 200 — Frequency Set Point Switching Timing**

### 7.6.3.2 FSP Timing between Equal or Less Than and More Than 6400 Mbps

Moving to the data rate more than 6400Mbps from equal or less than 6400Mbps should use the FSP procedure and vice versa.


Additionally, the SDRAM will judge itself the operating data rate by MR setting for Write Latencies: MR1 OP[7:4] and Read latencies: MR2 OP[3:0].



NOTE 1 The Clock frequency change should be made during the 'frequency change' timing (Ta1 to Tb0). For more information, refer to 7.6.7, Input Clock Stop and Frequency Change.

NOTE 2 From the rising edge of CK<sub>t</sub> (at cycle T2) until the rising edge of CK<sub>t</sub> at the end of tCKFSPX timing (Tc1), Only DES command is allowed and CS should keep Low.

Figure 201 — Update Timing to Data Rate over 6400 Mbps



NOTE 1 The Clock frequency change should be made during the 'frequency change' timing (Ta1 to Tb0). For more information, refer to 7.6.7, Input Clock Stop and Frequency Change.

NOTE 2 From the rising edge of CK<sub>t</sub> (at cycle T2) until the rising edge of CK<sub>t</sub> at the end of tCKFSPX timing (Tc1), Only DES command is allowed and CS should keep Low.

Figure 202 — Update Timing to Data Rate Equal or Less Than 6400 Mbps

### 7.6.3.3 Frequency Set Point Update Timing for DVFSC and DVFSQ

TBD

**Table 256 — Frequency Set Point AC Timing Table**

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Notes
			5	1	1	2	2	3	3	4	4	5	6	6		
			3	0	6	1	7	2	7	2	8	5	0	4		
			3	6	0	3	5	0	3	6	0	0	0	0		
Frequency Set Point parameters																
Frequency Set Point Switching Time	tFC_Short	Min	200+0.5tCK												ns	1,2
	tFC_Long	Min	250+0.5tCK												ns	1,2
Valid Clock Requirement after Entering FSP Change	tCKFSPE	Min	max(7.5ns, 4nCK)												-	
Valid Clock Requirement before 1st Valid Command after FSP change	tCKFSPX	Min	max(7.5ns, 4nCK)												-	
NOTE 1 Frequency Set Point Switching Time depends on value of VREF(CA) setting: MR12 OP[6:0] of FSP-OP 0, 1 and 2. The details are shown in Table 257. Additionally, change of Frequency Set Point may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.																
NOTE 2 tCK for this timing is the tCK value of the operating frequency when the MRW is issued.																

**Table 257 — tFC Value Mapping<sup>1</sup>**

Application	Step Size	
	From FSP -OP0	To FSP-OP1
tFC_Short	Base	A single step size increment/decrement
tFC_Long	Base	Equal to or more than 2 step size increment/decrement
NOTE 1 Changing from FSP-OPx to FSP-OPy is also supported.		

Table 258 provides an example of tFC value mapping when FSP-OP moves from OP0 to OP1.

**Table 258 — tFC Value Mapping Example**

Case	From/To	FSP-OP: MR16 OP[3:2]	V <sub>REF</sub> (CA) Setting: MR12: OP[6:0]	Application	Note
1	From	00	0001100	tFC_Short	1
	To	01	0001101		
2	From	00	0001000	tFC_Long	2
	To	01	0101000		
NOTE 1	A single step size increment/decrement for V <sub>REF</sub> (CA) Setting Value.				
NOTE 2	Equal to or more than 2 step size increment/decrement for VREF(CA) Setting Value.				

### 7.6.3.3 Frequency Set Point Update Timing for DVFSC and DVFSQ (cont'd)

The LPDDR5-SDRAM defaults to FSP-OP[0] at power-up. Both Set-Points default to settings needed to operate in un-terminated, low-frequency environments. To enable the LPDDR5 SDRAM to operate at higher frequencies, Command Bus Training mode should be utilized to train the alternate Frequency Set Point, Figure 203. See 4.2.2 for more details on this training mode.





Figure 203 — Training Three Frequency Set Points




### 7.6.3.3 Frequency Set Point Update Timing for DVFSC and DVFSQ (cont'd)

Once all Frequency Set-Points have been trained, switching between points can be performed by a single MRW followed by waiting for tFC (Figure 204).



**Figure 204 — Switching Between Two Trained Frequency Set-Points (Example)**

Switching to a third (or more) Set-Point can be accomplished if the memory controller has stored the previously-trained values (in particular the  $V_{REF}(CA)$  calibration value) and re-writes these to the alternate Set-Point before switching FSP-OP (Figure 205).



**Figure 205 — Switching to a Third Trained Frequency Set-Point (Example)**

## 7.6.4 On-Die Termination (ODT)

### 7.6.4.1 On-Die Termination for Command/Address Bus

Command/Address ODT (On-Die Termination) is a feature of the LPDDR5 SDRAM that allows the SDRAM to turn on/off termination resistance for CK\_t, CK\_c, and CA[6:0] signals. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via Mode Register setting. A simple functional representation of the Command/Address ODT feature is shown in Figure 206.




Figure 206 — Functional Representation of Command/Address Bus ODT

#### 7.6.4.1.1 ODT Mode Register and ODT State Table for Command/Address Bus

Command/Address ODT termination values are set and enabled via MR11. The CA bus (CK\_t, CK\_c, CA[6:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA bus is ODT disabled.

CA/CK ODT of the device is designed to enable one rank (termination for one rank and un-termination for other ranks) or multi ranks (balanced termination for all ranks) to terminate the entire command bus in the multi rank system. For this reason, the rank providing CA, CK ODT via MR11 OP[6:4] and also MR17 setting will continue to terminate CA, CK bus in all DRAM states including Power-Down and Deep Sleep Mode.

For the individual ODT control, LPDDR5 SDRAM uses the MR17 setting. MR17 OP[3] is set to disable the CK ODT and MR17 OP[5] is set to disable the CA ODT. MR17 OP[7:6] is set to disable CK/CA ODT of the lower or upper byte of selected device and is only used for the Byte Mode device (X8).

In the multi-rank/channel system, the device usually shares the CA/CK bus and the un-terminated die needs to know ODT status of other shared dies when the termination status of CA/CK bus is different from each other. LPDDR5 SDRAM uses the MR25 setting to decide a buffer type for power optimization. MR25 OP[4] is set to notify CK ODT status of other shared dies, MR25 OP[5] is set to notify CA ODT status of other shared dies.

Example: when CK and CA ODT status is different from each other (e.g., CK termination, CA un-termination) and MR25 OP[5] is disabled, the un-terminated CA input buffer use the fixed level reference voltage (TBD).

The ODT state of the Command/Address bus is shown in Table 259.

LPDDR5 X16 Mode Device (MR8 OP[7:6] = 00<sub>B</sub> case)<sup>1,2,3,4</sup>

MR17	X8ODTD Upper	X8ODTD Lower	CA	CS	CK	CA	CS	CK_t/CK_c
	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]			
LPDDR5	X	X	0	0	0	T	T	T
	X	X	0	0	1	T	T	
	X	X	1	0	0		T	T
	X	X	1	0	1		T	
	X	X	0	1	0	T		T
	X	X	0	1	1	T		
	X	X	1	1	0			T
X	X	1	1	1				

NOTE 1 X16 mode device ignores MR17 OP[7:6] setting.

NOTE 2 MR11 OP[6:4] must be 001<sub>B</sub>, 010<sub>B</sub>, 011<sub>B</sub>, 100<sub>B</sub>, 101<sub>B</sub>, or 110<sub>B</sub> to turn on CA/CK ODT.

NOTE 3 T means “terminated” condition. Blank is “un-terminated”.


NOTE 4 If MR21 OP[3]=0<sub>B</sub>, DRAM will ignore all CS ODT setting and CS will remain unterminated at all times.

**Table 259 — Command/Address Bus ODT State (cont'd)**LPDDR5 Byte Mode Device (MR8 OP[7:6] = 01<sub>B</sub> case)<sup>1,2,3,4</sup>

MR17	X8ODTD Upper	X8ODTD Lower	CA	CS	CK	CA		CS		CK_t/CK_c	
	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	0Byte	1Byte	0Byte	1Byte	0Byte	1Byte
LPDDR5	0	0	0	0	0	T	T	T	T	T	T
	0	0	0	0	1	T	T	T	T		
	0	0	0	1	0	T	T			T	T
	0	0	0	1	1	T	T				
	0	0	1	0	0			T	T	T	T
	0	0	1	0	1			T	T		
	0	0	1	1	0					T	T
	0	0	1	1	1						
	0	1	0	0	0		T		T		T
	0	1	0	0	1		T		T		
	0	1	0	1	0		T				T
	0	1	0	1	1		T				
	0	1	1	0	0				T		T
	0	1	1	0	1				T		
	0	1	1	1	0						T
	0	1	1	1	1						
	1	0	0	0	0	T		T		T	
	1	0	0	0	1	T		T			
	1	0	0	1	0	T				T	
	1	0	0	1	1	T					
	1	0	1	0	0			T		T	
	1	0	1	0	1			T			
	1	0	1	1	0					T	
	1	0	1	1	1						

NOTE 1 MR11 OP[6:4] must be 001<sub>B</sub>, 010<sub>B</sub>, 011<sub>B</sub>, 100<sub>B</sub>, 101<sub>B</sub>, or 110<sub>B</sub> to turn on CA/CK ODT.  
 NOTE 2 T means “terminated” condition. Blank is “un-terminated”.  
 NOTE 3 Two T(T for 0<sub>B</sub> and 1<sub>B</sub>) means balanced (identical) CA/CK ODT setting in x8 system.  
 NOTE 4 If MR21 OP[3]=0<sub>B</sub>, DRAM will ignore all CS ODT setting and CS will remain unterminated at all times.

#### 7.6.4.1.2 ODT Mode Register and ODT Characteristics for Command/Address Bus



**Figure 207 — On Die Termination for Command/Address Bus**

**Table 260 — ODT DC Electrical Characteristics, Assuming RZQ = 240  $\Omega$   $\pm$ 1% over the Entire Operating Temperature Range After a Proper ZQ Calibration**

MR11 OP[6:4]	RTT	Vout	Min	Nom	Max	Unit	Note
001	240Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ	1,2,3
010	120Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/2	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/2	1,2,3
011	80Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/3	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/3	1,2,3
100	60Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/4	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/4	1,2,3
101	48Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/5	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/5	1,2,3
110	40Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/6	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/6	1,2,3
Mismatch CA-CA within CLK group		0.5*VDDQ	-		2	%	1,2,4

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see TBD.

NOTE 2 Pull-Dn ODT resistors are recommended to be calibrated at 0.5\*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown, e.g., calibration at 0.2\* VDDQ and 0.75\*VDDQ.


NOTE 3 Measurement definition for RTT : TBD.

NOTE 4 CA to CA mismatch within clock group (CA) variation for a given component including CK\_t and CK\_c (characterized).

$$CA - CA(Mismatch) = \frac{RTT(max) - RTT(min)}{RTT(avg)}$$

#### 7.6.4.1.3 ODT Update Time for Clock and Command/Address Bus

ODT update time for Clock and Command/Address Bus after Mode Register set are shown in Figure 208.



NOTE 1 CS input shall be required to be low during tODTUP period.

NOTE 2 This timing is also applied at changing MR17 OP[7:6].


MR17 OP[6]: X8 ODTD Lower (CA/CS/CK ODT termination disable, Lower Byte select)

MR17 OP[7]: X8 ODTD Upper (CA/CS/CK ODT termination disable, Upper Byte select)

Figure 208 — ODT for Clock and Command/Address Setting Update Timing

#### 7.6.4.1.4 ODT Update Time for CS

ODT update time for CS after Mode Register set are shown in Figure 209.



NOTE 1 CS input shall be required to be low during tODTUP period.

NOTE 2 This timing is applied only SDRAM supported CS ODT, see MR21 OP[3]: ODTD-CS Function Support.

Figure 209 — ODT for CS Setting Update Timing

Table 261 — ODT Command/Address Bus AC Timing Parameter

Speed		ALL Operation Frequency		Unit
Parameter	Symbol	MIN	MAX	
ODT C/A Value Update Time	tODTUP	-	250	ns

#### 7.6.4.2 On-Die Termination for Data Bus

Data Bus ODT(On-Die Termination) is a feature of the LPDDR5 SDRAM that allows the SDRAM to turn on/off termination resistance for each DQ, DMI and RDQS<sub>t</sub> signals when using those pins as input. The ODT feature is designed to improve signal integrity of the memory channel by allowing the SDRAM controller to turn on and off termination resistance for any target SDRAM devices during Write or Mask Write operation.

The Data Bus ODT feature is off and cannot be supported in Power-Down and Self-Refresh and Deep Sleep Mode states. A simple functional representation of the SDRAM ODT feature is shown in Figure 210.




Figure 210 — Functional Representation of Data Bus ODT

##### 7.6.4.2.1 ODT Mode Register for Data Bus

The Data Bus ODT mode is enabled if MR11 OP[2:0] are non-zero. In this case, the value of RTT is determined by the settings of those bits.

The ODT Mode is disabled if MR11 OP[2:0] = 000<sub>B</sub>.

##### 7.6.4.2.2 Asynchronous ODT for Data Bus

Although ODT Mode is enabled in MR11 OP[2:0], DRAM ODT is basically Hi-Z. DRAM ODT state is automatically turned ON asynchronously based on the Write or Mask Write command that SDRAM samples. After the write burst is complete, DRAM ODT state is automatically turned OFF asynchronously.

Following timing parameters apply when DRAM ODT mode is enabled.

- ODTLon, tODTon,min, tODTon,max
- ODTOff, tODTOff,min, tODTOff,max

### 7.6.4.2.2 Asynchronous ODT for Data Bus (cont'd)

ODTLon is a synchronous parameter and it is the latency from the Write or Mask Write command (the rising edge of the clock) to tODTon reference. ODTLon latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLon latency. Minimum RTT turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn-on time (tODTon,max) is the point in time when the ODT resistance is fully on. tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from the Write or Mask Write (the rising edge of the clock).

ODTLoff is a synchronous parameter and it is the latency from the Write or Mask Write command (the rising edge of the clock) to tODToff reference. ODTLoff latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLoff latency. Minimum RTT turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the ODT resistance. Maximum ODT turn-off time (tODToff,max) is the point in time when the on-die termination has reached high impedance. tODToff,min and tODToff,max are measured once ODTLoff latency is satisfied from the Write or Mask Write command (the rising edge of the clock).

**Table 262 — ODTLon and ODTLoff Latency Values**


Data Rate (Mbps)	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLon Units=nCK	ODTLoff ( WL + BL/n_min + RU(tWCK2DQI(max)/tCK)) Units=nCK				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	WL - 1	WL + 5	WL + 9	WL + 9	-	-
1067	2:1	133	267	WL - 2	WL + 5	WL + 9	WL + 9	-	-
1600	2:1	267	400	WL - 2	WL + 5	WL + 9	WL + 9	-	-
2133	2:1	400	533	WL - 3	WL + 5	WL + 9	WL + 9	-	-
2750	2:1	533	688	WL - 3	WL + 5	WL + 9	WL + 9	-	-
3200	2:1	688	800	WL - 4	WL + 5	WL + 9	WL + 9	-	-
533	4:1	5	67	WL - 1	WL + 3	WL + 5	WL + 5	-	-
1067	4:1	67	133	WL - 1	WL + 3	WL + 5	WL + 5	-	-
1600	4:1	133	200	WL - 1	WL + 3	WL + 5	WL + 5	-	-
2133	4:1	200	267	WL - 2	WL + 3	WL + 5	WL + 5	-	-
2750	4:1	267	344	WL - 2	WL + 3	WL + 5	WL + 5	-	-
3200	4:1	344	400	WL - 2	WL + 3	WL + 5	WL + 5	-	-
3733	4:1	400	467	WL - 2	-	-	WL + 5	WL + 3	WL + 7
4267	4:1	467	533	WL - 3	-	-	WL + 5	WL + 3	WL + 7
4800	4:1	533	600	WL - 3	-	-	WL + 5	WL + 3	WL + 7
5500	4:1	600	688	WL - 3	-	-	WL + 5	WL + 3	WL + 7
6000	4:1	688	750	WL - 3	-	-	WL + 5	WL + 3	WL + 7
6400	4:1	750	800	WL - 3	-	-	WL + 5	WL + 3	WL + 7
7500	4:1	800	937.5	WL - 4	-	-	WL + 5	WL + 3	WL + 7
8533	4:1	937.5	1066.5	WL - 4	-	-	WL + 5	WL + 3	WL + 7



### 7.6.4.2.2 Asynchronous ODT for Data Bus (cont'd)

Table 263 — Asynchronous ODT Turn On and Turn Off Timing

Parameter	ALL Operation Frequency		Unit
	E-DVFS OFF MR19 OP[1:0]= 00 <sub>B</sub> or 01 <sub>B</sub>	E-DVFS ON MR19 OP[1:0]=10 <sub>B</sub>	
tODTon,min	1.5	1.5	ns
tODTon,max	3.5	3.9	ns
tODToff,min	1.5	1.5	ns
tODToff,max	3.5	3.9	ns



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 ODTLon=WL-1, ODTLoff=WL+3

NOTE 3 In case of ODT is applied for DMI.

NOTE 4 DES commands are show for ease of illustration; other commands may be valid at these times.

Figure 211 — Asynchronous ODTon/ODToff Timing

#### 7.6.4.2.3 ODT Mode Register and ODT Characteristics for Data Bus

On-Die Termination effective resistance  $R_{TT}$  is defined by MR11 OP[2:0]. ODT is applied to the DQ, DMI, RDQS\_t/c pins. A functional representation of the on-die termination is shown in Figure 212.




Figure 212 — On Die Termination for Data Bus

#### 7.6.4.2.3 ODT Mode Register and ODT Characteristics for Data Bus (cont'd)

**Table 264 — ODT DC Electrical Characteristics, Assuming RZQ = 240Ω±1% over the Entire Operating Temperature Range after a Proper ZQ Calibration**

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Note
001	240 Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ	1,2,3
010	120 Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/2	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/2	1,2,3
011	80 Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/3	1,2,3
		VOMdc = 0.5* VDDQ	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/3	1,2,3
100	60 Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/4	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/4	1,2,3
101	48 Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/5	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/5	1,2,3
110	40 Ω	VOLdc = 0.2*VDDQ	0.8	1.0	1.1	RZQ/6	1,2,3
		VOMdc = 0.5*VDDQ	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc = 0.75*VDDQ	0.9	1.0	1.3	RZQ/6	1,2,3
Mismatch DQ-DQ within byte		0.5*VDDQ	-		2	%	1,2,4
<p>NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see 15.9.</p> <p>NOTE 2 Pull-Dn ODT resistors are recommended to be calibrated at 0.5*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown, e.g., calibration at 0.2* VDDQ and 0.75*VDDQ.</p> <p>NOTE 3 Measurement definition for RTT: TBD</p> <p>NOTE 4 DQ to DQ mismatch within byte variation for a given component (characterized).</p>							
$DQ - DQ(\text{Mismatch}) = \frac{RTT(\text{max}) - RTT(\text{min})}{RTT(\text{avg})}$							

**Table 265 — ODT DC Electrical Characteristics in Enhanced DVFSC Mode: over the Entire Operating Temperature Range<sup>1</sup>**

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Note
001	240 Ω	VOLdc = 0.2*VDDQ	0.35	1.0	1.75	RZQ	
		VOMdc = 0.5*VDDQ	0.45	1.0	1.75	RZQ	
		VOHdc = 0.75*VDDQ	0.45	1.0	2.30	RZQ	
010	120 Ω	VOLdc = 0.2*VDDQ	0.35	1.0	1.75	RZQ/2	
		VOMdc = 0.5*VDDQ	0.45	1.0	1.75	RZQ/2	
		VOHdc = 0.75*VDDQ	0.45	1.0	2.30	RZQ/2	
011	80 Ω	VOLdc = 0.2*VDDQ	0.35	1.0	1.75	RZQ/3	
		VOMdc = 0.5* VDDQ	0.45	1.0	1.75	RZQ/3	
		VOHdc = 0.75*VDDQ	0.45	1.0	2.30	RZQ/3	
100	60 Ω	VOLdc = 0.2*VDDQ	0.35	1.0	1.75	RZQ/4	
		VOMdc = 0.5*VDDQ	0.45	1.0	1.75	RZQ/4	
		VOHdc = 0.75*VDDQ	0.45	1.0	2.30	RZQ/4	
101	48 Ω	VOLdc = 0.2*VDDQ	0.35	1.0	1.75	RZQ/5	
		VOMdc = 0.5*VDDQ	0.45	1.0	1.75	RZQ/5	
		VOHdc = 0.75*VDDQ	0.45	1.0	2.30	RZQ/5	
110	40 Ω	VOLdc = 0.2*VDDQ	0.35	1.0	1.75	RZQ/6	
		VOMdc = 0.5*VDDQ	0.45	1.0	1.75	RZQ/6	
		VOHdc = 0.75*VDDQ	0.45	1.0	2.30	RZQ/6	
Mismatch DQ-DQ within byte		0.5*VDDQ	-		10	%	2
<p>NOTE 1 This table applies for the following VDD2 and VDDQ condition.  VDD2L=0.87~0.97V (Enhanced DVFS mode is enabled.)  VDDQ=0.47~0.57V (DVFS mode is disabled.)</p> <p>NOTE 2 DQ to DQ mismatch within byte variation for a given component (characterized).</p> $DQ - DQ(Mismatch) = \frac{RTT(max) - RTT(min)}{RTT(avg)}$							

### 7.6.4.3 On-Die Termination for WCK\_t and WCK\_c

WCK ODT (On-Die Termination) is a feature of the LPDDR5 SDRAM that allows the SDRAM to turn on/off termination resistance for WCK\_t and WCK\_c signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for DRAM devices via Mode Register setting. A simple functional representation of the DRAM ODT feature is shown in Figure 213.




Figure 213 — Functional Representation of WCK ODT

#### 7.6.4.3.1 ODT Mode Register for WCK\_t/c

The WCK ODT termination values are set and enabled via MR18. The WCK ODT resistance values are set by MR18 OP[2:0]. The default state for the WCK is ODT disabled.

The WCK ODT of the device always maintains the present ODT status except that the device is in the Power-Down or Self-Refresh Power-Down or Deep Sleep Mode.

#### 7.6.4.3.2 ODT during WCK2CK Training

If the WCK ODT is enabled in MR18 OP[2:0], in WCK2CK training mode, DRAM always provides the termination on WCK\_t/WCK\_c signals with pre-defined ODT value by MR18 OP[2:0]. DQ termination is always off in WCK2CK training mode.

### 7.6.4.4 ODT Mode Register and ODT Characteristics for CS

CS ODT(On-Die Termination) is a feature of the LPDDR5 SDRAM that allows the DRAM to turn on/off termination resistance for CS signal. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on with specific RZQ value and off termination resistance for any target DRAM devices via Mode Register setting. A simple functional representation of the CS ODT feature is shown in Figure 214.

#### 7.6.4.4 ODT Mode Register and ODT Characteristics for CS (cont'd)





Figure 214 — Functional Representation of CS

#### 7.6.4.4.1 ODT Mode Register and ODT Characteristics for CS

On-Die Termination effective resistance  $R_{TT}$  of the CS pin is enabled by MR17 OP[4]. ODT value is determined by MR19 OP[7:6]. The Vout level is driven from the VDD2H with VDDQ based ZQ codes. The CS ODT is not allowable in VDDQ power rail. A functional representation of the on-die termination is shown in Figure 215.



### Figure 215 — On Die Termination for CS

**Table 266 — CS ODT DC Electrical Characteristics, Assuming RZQ = 240Ω±1% over the Entire Operating Temperature Range after a Proper ZQ Calibration**

MR17 OP[4]	MR19 OP[7]	MR19 OP[6]	RTT	R <sub>cs</sub>	Min	Nom	Max	Unit	Note
0	0	0	RZQ/3	40 ohm	1.2	-	2.1	RZQ/3	1,2,3
				60 ohm	1.2	-	1.9	RZQ/3	1,2,3
	0	1	RZQ/2	40 ohm	1.2	-	TBD	RZQ/2	1,2,3
				60 ohm	1.2	-	TBD	RZQ/2	1,2,3
	1	0	RZQ	40 ohm	1.2	-	TBD	RZQ	1,2,3
				60 ohm	1.2	-	TBD	RZQ	1,2,3

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see TBD.

NOTE 2 Pull-Dn ODT resistors are recommended to be calibrated at 0.5\*VDDQ.

NOTE 3 Measurement definition for RTT : TBD

### 7.6.5 Non-target DRAM ODT

LPDDR5 SDRAM supports the Non-target DRAM ODT function for DQ, DMI and RDQS pins to improve signal integrity in 2-rank configuration. The Non-target DRAM ODT function is enabled by MR11 OP[3]=1<sub>B</sub> and its ODT value is set by MR41 OP[7:5]. The Non-target DRAM ODT is activated at all states. A simple DRAM ODT configuration at Read and Write case is shown in Figure 216. Non-target ODT enabling pins should be driven Low in standby mode to avoid leakage current. Also, loopback test function for debug and testing purpose between SDRAM and SOC can be supported by enabling MR41 OP [7:5] Non-target ODT setting.




Figure 216 — DRAM ODT Configuration of Non-target DRAM ODT Mode

Table 267 — Non-target and Target ODT Status Depending on DRAM State

Current DRAM State	Non-Target DRAM	Target DRAM
Power Down	Enable (MR41 OP[7:5])	Enable (MR41 OP[7:5])
Self-Refresh Power Down	Enable (MR41 OP[7:5])	Enable (MR41 OP[7:5])
Deep Sleep Mode	Enable (MR41 OP[7:5])	Enable (MR41 OP[7:5])
Pre-charge/Active Standby	Enable (MR41 OP[7:5])	Enable (MR41 OP[7:5])
Write/Write FIFO	Enable (MR41 OP[7:5])	Enable (MR11 OP[2:0])
Read/Read FIFO/Read DQ Calibration/MRR	Enable (MR41 OP[7:5])	PDDS/PUDS



## 7.6.5 Non-target DRAM ODT (cont'd)

When enabling NT-ODT, following MR setting of SDRAMs connected to the same data bus line is required to have same setting.

- Write Link ECC MR22 OP[5:4]
- Read Link ECC MR22 OP[7:6]
- DBI-WR MR3 OP[7]
- DBI RD MR3 OP[6]
- DMD MR13 OP[5]
- RDCFE MR21 OP[5]
- RDQS MR20 OP[1:0]
- WCK-DQS<sub>t</sub>/Parity Training MR46 OP[2]
- Read/Write-based WCK-RDQS<sub>t</sub> Training MR26 OP[7]

### 7.6.5.1 Non-target DRAM ODT Control

In Non-Target ODT (NT-ODT) mode, Target DRAM ODT and Non-Target DRAM ODT can be set by MR11 OP[3] and MR41 OP[7:5] and a possible combination is shown in Table 270 and 7.6.5.1 Non-target DRAM ODT (cont'd)

Table 271 When using NT-ODT function, the following things should be considered: vDIVW and VDIHL<sub>AC</sub> specification of DQ is satisfied for Write operation. In Read operation, since SDRAM calibrates Pull-Up strength to satisfy VOH specification according as SoC ODT of MR17 OP[2:0], SoC ODT of MR17 OP[2:0] should be the same as equivalent resistance of NT-ODT (MR41 OP[7:5]) and ODT of SoC Rx. Notice that the ODT value of non-target rank should be always one fixed level irrespective of read/write operation and NT-ODT should be disabled in case of VRO enabled by MR13 OP[2]. Refer to Table 268 for more information.

**Table 268 — Normal Mode vs. NT-ODT Mode for Write Operation**

Mode MR11 OP[3]	Target Rank ODT	Non-Target Rank ODT	Equivalent ODT of 2-Rank DRAM
OP[3]=0 (Normal Mode)	MR11 OP[2:0] (ODT <sub>T</sub> )	Disable	ODT <sub>T</sub>
OP[3]=1 (NT-ODT Mode)	MR11 OP[2:0] (ODT <sub>T</sub> )	MR41 OP[7:5] (ODT <sub>NT</sub> )	ODT <sub>T</sub>    ODT <sub>NT</sub>
OP[3]=1 (NT-ODT Mode)	Disable	MR41 OP[7:5] (ODT <sub>NT</sub> )	ODT <sub>NT</sub>

**Table 269 — Normal Mode vs. NT-ODT Mode for Read Operation**

Mode MR11 OP[3]	Non-Target Rank ODT	SoC Rx ODT	Equivalent ODT for RD operation	MR17 OP[2:0] (SoC ODT for DRAM Pull-Up Cal.)
OP[3]=0 (Normal Mode)	Disable	ODT <sub>SOC</sub>	ODT <sub>SOC</sub>	ODT <sub>SOC</sub>
OP[3]=1 (NT-ODT Mode)	MR41 OP[7:5] (ODT <sub>NT</sub> )	ODT <sub>SOC</sub>	ODT <sub>NT</sub>    ODT <sub>SOC</sub>	ODT <sub>NT</sub>    ODT <sub>SOC</sub> <sup>1</sup>
NOTE 1 Since SoC ODT of MR17 can only support RZQ/n (n=1,2,3,4,5,6), (ODT <sub>NT</sub>   ODT <sub>SOC</sub> ) should be one of RZQ/1, RZQ/2, RZQ/3, RZQ/4, RZQ/5, and RZQ/6.				

### 7.6.5.1 Non-target DRAM ODT (cont'd)

Table 270 shows all combinations that equivalent ODT is RZQ/1, RZQ/2, RZQ/3, RZQ/4, RZQ/5, or RZQ/6.

**Table 270 — Combination of Target ODT, Non-target ODT, and SoC ODT (NT-ODT Enable Case)**

ODT <sub>NT</sub>	ODT <sub>T</sub>	ODT <sub>SoC</sub>	Write (ODT <sub>eq</sub> =ODT <sub>NT</sub>    ODT <sub>T</sub> )	Read (SoC ODT MR17 OP[2:0])
RZQ/1	RZQ/1	Disabled	RZQ/2	RZQ/1
	RZQ/2	RZQ/1	RZQ/3	RZQ/2
	RZQ/3	RZQ/2	RZQ/4	RZQ/3
	RZQ/4	RZQ/3	RZQ/5	RZQ/4
	RZQ/5	RZQ/4	RZQ/6	RZQ/5
	Disabled	RZQ/5	RZQ/1	RZQ/6
RZQ/2	RZQ/1	Disabled	RZQ/3	RZQ/2
	RZQ/2	RZQ/1	RZQ/4	RZQ/3
	RZQ/3	RZQ/2	RZQ/5	RZQ/4
	RZQ/4	RZQ/3	RZQ/6	RZQ/5
	Disabled	RZQ/4	RZQ/2	RZQ/6
RZQ/3	RZQ/1	Disabled	RZQ/4	RZQ/3
	RZQ/2	RZQ/1	RZQ/5	RZQ/4
	RZQ/3	RZQ/2	RZQ/6	RZQ/5
	Disabled	RZQ/3	RZQ/3	RZQ/6
RZQ/4	RZQ/1	Disabled	RZQ/5	RZQ/4
	RZQ/2	RZQ/1	RZQ/6	RZQ/5
	Disabled	RZQ/2	RZQ/4	RZQ/6
RZQ/5	RZQ/1	Disabled	RZQ/6	RZQ/5
	Disabled	RZQ/1	RZQ/5	RZQ/6
RZQ/6	Disabled	Disabled	RZQ/6	RZQ/6

### 7.6.5.1 Non-target DRAM ODT (cont'd)

**Table 271 — Combination of Target ODT, Non-target ODT, and SoC ODT (NT-ODT Disable Case:  
MR11 OP[3]=0<sub>B</sub> or MR11OP[3]=1<sub>B</sub> and MR41 OP[7:5]=000<sub>B</sub>)**

ODT <sub>NT</sub>	ODT <sub>T</sub>	ODT <sub>SoC</sub>	Write (ODT <sub>eq</sub> =ODT <sub>NT</sub> // ODT <sub>T</sub> )	Read (SoC ODT MR17 OP[2:0])
Disabled	RZQ/1	RZQ/1	RZQ/1	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/2	RZQ/1	RZQ/2	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/3	RZQ/1	RZQ/3	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/4	RZQ/1	RZQ/4	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/5	RZQ/1	RZQ/5	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/6	RZQ/1	RZQ/6	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6

#### 7.6.5.1 Non-target DRAM ODT (cont'd)

**Table 272 — Combination among Read Link ECC, Data Mask, Write DBI, Read DBI, and Read Data Copy**

Read Link ECC MR22 OP[7:6]	DMD MR13 OP[5]	DBI WR MR3 OP[7]	DBI RD MR3 OP[6]	RDCFE MR21 OP[5]	DMI Status	NT ODT to DMI	Notes
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Disable	N/A	
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
00 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	N/A	N/A	1 <sub>B</sub> (Enable)	N/A	N/A	Prohibited setting	2
01 <sub>B</sub> (Enable)	N/A	N/A	N/A	1 <sub>B</sub> (Enable)	N/A	Prohibited setting	3
01 <sub>B</sub> (Enable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1

NOTE 1 NT-ODT follows MR11 OP[3] and/or MR41 OP[7:5].  
MR11 OP[3]: Non Target ODT Enable, MR41 OP[7:5]: NT DQ ODT (value setting)

NOTE 2 Read Link ECC: MR22 OP[7:6] and DBI RD MR3 OP[7] are mutually exclusive.

NOTE 3 Read Link ECC: MR22 OP[7:6] and RDCFE MR21 OP[5] are mutually exclusive.

### 7.6.5.1 Non-target DRAM ODT (cont'd)

Table 273 — Combination among RDQS Mode, WCK-RDQS/Parity Training, Read/Write-based WCK-RDQS\_t Training, and Write Link ECC

WCK-RDQS_t/Parity Training MR46 OP[2]	Read/Write-based WCK-RDQS_t Training MR26 OP[7]	Write Link ECC MR22 OP[5:4]	Read DQS MR20 OP[1:0]	RDQS_t Status	RDQS_c Status	NT ODT to RDQS_t/c	Notes
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub>	Disable	Disable	NT-ODT should be disabled	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	01 <sub>B</sub>	Enable	Disable	NT-ODT should be disabled	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	11 <sub>B</sub>	Disable	Enable	NT-ODT should be disabled	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	2
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	2
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	00 <sub>B</sub> (Disable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	2
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	01 <sub>B</sub> (Enable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	4
1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	3
1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	5
1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	5

NOTE 1 MR is required to be set as follows: MR11 OP[3] = 0<sub>B</sub> or “MR11 OP[3] = 1<sub>B</sub> and MR41 OP[7:5] = 000<sub>B</sub>”.  
MR11 OP[3]: Non Target ODT Enable, MR41 OP[7:5]: NT DQ ODT (value setting)

NOTE 2 NT-ODT should be disabled when using RDQS SE/Disable Mode.

NOTE 3 Target operating speed is not overlapped between RDQS SE/Disable Mode and WCK-DQS/Parity Training and Write Link ECC.  
- 1600 Mbps ≥ RDQS SE/Disable Mode  
- 3200 Mbps < Link ECC/ WCK-RDQS-Parity Training/ Read/Write-based WCK-RDQS\_t Training.

NOTE 4 Write Link ECC MR22 OP[5:4]=01<sub>B</sub> is needed prior to set 1<sub>B</sub> to MR46 OP[2]: WCK-RDQS\_t/Parity Training Enabled.

NOTE 5 WCK-RDQS\_t/Parity Training: MR46 OP[2]=1<sub>B</sub> and Read/Write-based WCK-RDQS\_t Training: MR26 OP[7]=1<sub>B</sub> are mutually exclusive.

### 7.6.5.2 Asynchronous NT-ODT

The NT-ODT is enabled by MR11 OP[3] and a target ODT of DRAM is controlled by Write related commands such as Write, Masked Write, Write FIFO command or Read related commands such as Read, MRR, Read DQ Calibration, Read FIFO command. the ODT of each DRAM is turned on with NT-ODT value (MR41 OP[7:5]). The controller can check that LPDDR5 SDRAM supports the separate DQ NT-ODT timing from RDQS NT-ODT timing by MR0 OP[0] (MR0 OP[0]=0<sub>B</sub>: Same NT-ODT timing for DQ/RDQS, OP[0]=1<sub>B</sub>: Separate DQ NT-ODT timing from RDQS NT-ODT timing). When Write, Mask Write or Read command is issued to the target DRAM, according to timing parameters like ODTL<sub>on</sub> (RD/RD\_DQ/RDQS), tODT<sub>(RD)on</sub>, ODTL<sub>off</sub> (RD/RD\_DQ/RDQS) or tODT<sub>(RD)off</sub>, the ODT of the target DRAM is controlled.

Following timing parameters apply when DRAM NT-ODT mode is enabled.

- ODTL<sub>on</sub>, tODT<sub>on,min</sub>, tODT<sub>on,max</sub>
- ODTL<sub>off</sub>, tODT<sub>off,min</sub>, tODT<sub>off,max</sub>
- ODTL<sub>on</sub>\_RD/RD\_DQ/RDQS, tODT<sub>RD</sub>on,min, tODT<sub>RD</sub>on,max
- ODTL<sub>off</sub>\_RD/RD\_DQ/RDQS, tODT<sub>RD</sub>off,min, tODT<sub>RD</sub>off,max

**Table 274 — MR0 OP[0] for NT-ODT Timing Mode**

Function	Register Type	Operand	Data
NT-ODT timing mode	Read-Only	OP[0]	0 <sub>B</sub> : Same NT-ODT timing for DQ/RDQS 1 <sub>B</sub> : Separate DQ NT-ODT timing from RDQS NT-ODT timing

ODTL<sub>on</sub> is a synchronous parameter and it is the latency from the Write related command such as Write or Masked Write, Write FIFO command (the rising edge of the clock) to tODT<sub>on</sub> reference. ODTL<sub>on</sub> latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTL<sub>on</sub> latency. Minimum RTT turn-on time (tODT<sub>on,min</sub>) is the point in time when the device termination circuit leaves high impedance state and NT-ODT resistance begins to turn on. Maximum RTT turn-on time (tODT<sub>on,max</sub>) is the point in time when the ODT resistance is fully on. tODT<sub>on,min</sub> and tODT<sub>on,max</sub> are measured once ODTL<sub>on</sub> latency is satisfied from the Write or Mask Write command.

ODTL<sub>off</sub> is a synchronous parameter and it is the latency from the Write or Mask Write command (the rising edge of the clock) to tODT<sub>off</sub> reference. ODTL<sub>off</sub> latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTL<sub>off</sub> latency. Minimum RTT turn-off time (tODT<sub>off,min</sub>) is the point in time when the device termination circuit starts to turn off the NT-ODT resistance. Maximum NT-ODT turn-off time (tODT<sub>off,max</sub>) is the point in time when the on-die termination has reached high impedance. tODT<sub>off,min</sub> and tODT<sub>off,max</sub> are measured once ODTL<sub>off</sub> latency is satisfied from the Write or Mask Write command.

### 7.6.5.2 Asynchronous NT-ODT (cont'd)

ODTLoff\_RD/RD\_DQ/RDQS is a synchronous parameter and it is the latency from the Read command (the rising edge of the clock) to tODT\_RDoff reference. ODTLoff\_RD/RD\_DQ/RDQS latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLoff\_RD/RD\_DQ/RDQS latency. Minimum RTT turn-off time (tODT\_RDoff,min) is the point in time when the device termination circuit starts to turn off the NT-ODT resistance. Maximum NT-ODT turn-off time (tODT\_RDoff,max) is the point in time when the on-die termination has reached high impedance. tODT\_RDoff,min and tODT\_RDoff,max are measured once ODTLoff latency is satisfied from the Read command.

ODTLon\_RD/RD\_DQ/RDQS is a synchronous parameter and it is the latency from the Read command (the rising edge of the clock) to tODT\_RDon reference. ODTLon\_RD/RD\_DQ/RDQS latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLon\_RD/RD\_DQ/RDQS latency. Minimum RTT turn-on time (tODT\_RDon,min) is the point in time when the device termination circuit leaves high impedance state and NT-ODT resistance begins to turn on. Maximum RTT turn-on time (tODT\_RDon,max) is the point in time when the ODT resistance is fully on. tODT\_RDon,min and tODT\_RDon,max are measured once ODTLon\_RD/RD\_DQ/RDQS latency is satisfied from the Read command.

All LPDDR5X SDRAM: MR8 OP[1:0]=01<sub>B</sub> which operates beyond 6400 Mbps supports the unified NT-ODT behavior. Hence the latency tables in this section cover up to 6400 Mbps.

## 7.6.5.2 Asynchronous NT-ODT (cont'd)

Table 275 — ODTLon and ODTLoff Latency Values for Write

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLon Units=nCK	ODTLoff ( WL + BL/n_min + RU(tWCK2DQI(max)/tCK)) Units=nCK				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	WL - 1	WL + 5	WL + 9	WL + 9	-	-
1067	2:1	133	267	WL - 2	WL + 5	WL + 9	WL + 9	-	-
1600	2:1	267	400	WL - 2	WL + 5	WL + 9	WL + 9	-	-
2133	2:1	400	533	WL - 3	WL + 5	WL + 9	WL + 9	-	-
2750	2:1	533	688	WL - 3	WL + 5	WL + 9	WL + 9	-	-
3200	2:1	688	800	WL - 4	WL + 5	WL + 9	WL + 9	-	-
533	4:1	5	67	WL - 1	WL + 3	WL + 5	WL + 5	-	-
1067	4:1	67	133	WL - 1	WL + 3	WL + 5	WL + 5	-	-
1600	4:1	133	200	WL - 1	WL + 3	WL + 5	WL + 5	-	-
2133	4:1	200	267	WL - 2	WL + 3	WL + 5	WL + 5	-	-
2750	4:1	267	344	WL - 2	WL + 3	WL + 5	WL + 5	-	-
3200	4:1	344	400	WL - 2	WL + 3	WL + 5	WL + 5	-	-
3733	4:1	400	467	WL - 2	-	-	WL + 5	WL + 3	WL + 7
4267	4:1	467	533	WL - 3	-	-	WL + 5	WL + 3	WL + 7
4800	4:1	533	600	WL - 3	-	-	WL + 5	WL + 3	WL + 7
5500	4:1	600	688	WL - 3	-	-	WL + 5	WL + 3	WL + 7
6000	4:1	688	750	WL - 3	-	-	WL + 5	WL + 3	WL + 7
6400	4:1	750	800	WL - 3	-	-	WL + 5	WL + 3	WL + 7

Table 276 — Asynchronous NT-ODT Turn On and Turn off Timing for Write

Parameter	ALL Operation Frequency	Unit
tODTon,min	1.5	ns
tODTon,max	3.5	ns
tODToff,min	1.5	ns
tODToff,max	3.5	ns



### 7.6.5.2 Asynchronous NT-ODT (cont'd)

Table 277 — ODTLon\_RD and ODTLoff\_RD Latency Values for Read with RDQS Disabled (MR0 OP[0]=0B)

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLoff_RD Units=nCK	ODTLon_RD ( RL + BL/n_min + RU(tWCK2DQO(max)/tCK) ) Units=nCK				
					16B mode		8B mode	BG mode	
				ALL mode	BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	RL - 1	RL + 5	RL + 9	RL + 9	-	-
1067	2:1	133	267	RL - 2	RL + 5	RL + 9	RL + 9	-	-
1600	2:1	267	400	RL - 2	RL + 5	RL + 9	RL + 9	-	-
2133	2:1	400	533	RL - 3	RL + 6	RL + 10	RL + 10	-	-
2750	2:1	533	688	RL - 3	RL + 6	RL + 10	RL + 10	-	-
3200	2:1	688	800	RL - 4	RL + 6	RL + 10	RL + 10	-	-
533	4:1	5	67	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1067	4:1	67	133	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1600	4:1	133	200	RL - 1	RL + 3	RL + 5	RL + 5	-	-
2133	4:1	200	267	RL - 2	RL + 3	RL + 5	RL + 5	-	-
2750	4:1	267	344	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3200	4:1	344	400	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3733	4:1	400	467	RL - 2	-	-	RL + 5	RL + 3	RL + 7
4267	4:1	467	533	RL - 3	-	-	RL + 6	RL + 4	RL + 8
4800	4:1	533	600	RL - 3	-	-	RL + 6	RL + 4	RL + 8
5500	4:1	600	688	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6000	4:1	688	750	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6400	4:1	750	800	RL - 3	-	-	RL + 6	RL + 4	RL + 8

### 7.6.5.2 Asynchronous NT-ODT (cont'd)

**Table 278 — ODTLon\_RD and ODTLoff\_RD Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=000B, 010B, 100B (MR0 OP[0]=0B)<sup>1</sup>**

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLoff_RD Units=nCK	ODTLon_RD ( RL + BL/n_min + RU(tWCK2DQO(max)/tCK) + 2) Units=nCK at CKR=2:1 ODTLon_RD ( RL + BL/n_min + RU(tWCK2DQO(max)/tCK) + 1) Units=nCK at CKR=4:1				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	RL - 3	RL + 7	RL + 11	RL + 11	-	-
1067	2:1	133	267	RL - 4	RL + 7	RL + 11	RL + 11	-	-
1600	2:1	267	400	RL - 4	RL + 7	RL + 11	RL + 11	-	-
2133	2:1	400	533	RL - 5	RL + 8	RL + 12	RL + 12	-	-
2750	2:1	533	688	RL - 5	RL + 8	RL + 12	RL + 12	-	-
3200	2:1	688	800	RL - 6	RL + 8	RL + 12	RL + 12	-	-
533	4:1	5	67	RL - 2	RL + 4	RL + 6	RL + 6	-	-
1067	4:1	67	133	RL - 2	RL + 4	RL + 6	RL + 6	-	-
1600	4:1	133	200	RL - 2	RL + 4	RL + 6	RL + 6	-	-
2133	4:1	200	267	RL - 3	RL + 4	RL + 6	RL + 6	-	-
2750	4:1	267	344	RL - 3	RL + 4	RL + 6	RL + 6	-	-
3200	4:1	344	400	RL - 3	RL + 4	RL + 6	RL + 6	-	-
3733	4:1	400	467	RL - 3	-	-	RL + 6	RL + 4	RL + 8
4267	4:1	467	533	RL - 4	-	-	RL + 7	RL + 5	RL + 9
4800	4:1	533	600	RL - 4	-	-	RL + 7	RL + 5	RL + 9
5500	4:1	600	688	RL - 4	-	-	RL + 7	RL + 5	RL + 9
6000	4:1	688	750	RL - 4	-	-	RL + 7	RL + 5	RL + 9
6400	4:1	750	800	RL - 4	-	-	RL + 7	RL + 5	RL + 9

NOTE 1 MR10 OP[1] is valid only for LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>) and the field is required to be written 0<sub>B</sub> for LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>).

### 7.6.5.2 Asynchronous NT-ODT (cont'd)

**Table 279 — ODTLon\_RD and ODTLoff\_RD Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=110<sub>B</sub> (MR0 OP[0]=0<sub>B</sub>)<sup>1</sup>**

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLoff_RD Units=nCK	ODTLon_RD (RL + BL/n_min + RU/(tWCK2DQO(max)/tCK) + 1) Units=nCK, at CKR=4:1				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
3733	4:1	400	467	RL - 4	-	-	RL + 6	RL + 4	RL + 8
4267	4:1	467	533	RL - 5	-	-	RL + 7	RL + 5	RL + 9
4800	4:1	533	600	RL - 5	-	-	RL + 7	RL + 5	RL + 9
5500	4:1	600	688	RL - 5	-	-	RL + 7	RL + 5	RL + 9
6000	4:1	688	750	RL - 5	-	-	RL + 7	RL + 5	RL + 9
6400	4:1	750	800	RL - 5	-	-	RL + 7	RL + 5	RL + 9

NOTE 1 MR10 OP[1] is valid only for LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>) and the field is required to be written 0<sub>B</sub> for LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>).

## 7.6.5.2 Asynchronous NT-ODT (cont'd)

Table 280 — ODTLon\_RD\_DQ and ODTLoff\_RD\_DQ Latency Values for Read (MR0 OP[0]=1B)

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLoff_RD_DQ Units=nCK	ODTLon_RD_DQ (RL + BL/n_min + RU(tWCK2DQO(max)/tCK)) Units=nCK				
					16B mode		8B mode	BG mode	
				ALL mode	BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	RL - 1	RL + 5	RL + 9	RL + 9	-	-
1067	2:1	133	267	RL - 2	RL + 5	RL + 9	RL + 9	-	-
1600	2:1	267	400	RL - 2	RL + 5	RL + 9	RL + 9	-	-
2133	2:1	400	533	RL - 3	RL + 6	RL + 10	RL + 10	-	-
2750	2:1	533	688	RL - 3	RL + 6	RL + 10	RL + 10	-	-
3200	2:1	688	800	RL - 4	RL + 6	RL + 10	RL + 10	-	-
533	4:1	5	67	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1067	4:1	67	133	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1600	4:1	133	200	RL - 1	RL + 3	RL + 5	RL + 5	-	-
2133	4:1	200	267	RL - 2	RL + 3	RL + 5	RL + 5	-	-
2750	4:1	267	344	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3200	4:1	344	400	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3733	4:1	400	467	RL - 2	-	-	RL + 5	RL + 3	RL + 7
4267	4:1	467	533	RL - 3	-	-	RL + 6	RL + 4	RL + 8
4800	4:1	533	600	RL - 3	-	-	RL + 6	RL + 4	RL + 8
5500	4:1	600	688	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6000	4:1	688	750	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6400	4:1	750	800	RL - 3	-	-	RL + 6	RL + 4	RL + 8

### 7.6.5.2 Asynchronous NT-ODT (cont'd)

**Table 281 — ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS Disabled  
(MR0 OP[0]=1B)**

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLoff_RD_RDQS Units=nCK	ODTLon_RD_RDQS (RL + BL/n_min + RU(tWCK2DQO(max)/tCK)) Units=nCK				
					16B mode		8B mode	BG mode	
				ALL mode	BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	RL - 1	RL + 5	RL + 9	RL + 9	-	-
1067	2:1	133	267	RL - 2	RL + 5	RL + 9	RL + 9	-	-
1600	2:1	267	400	RL - 2	RL + 5	RL + 9	RL + 9	-	-
2133	2:1	400	533	RL - 3	RL + 6	RL + 10	RL + 10	-	-
2750	2:1	533	688	RL - 3	RL + 6	RL + 10	RL + 10	-	-
3200	2:1	688	800	RL - 4	RL + 6	RL + 10	RL + 10	-	-
533	4:1	5	67	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1067	4:1	67	133	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1600	4:1	133	200	RL - 1	RL + 3	RL + 5	RL + 5	-	-
2133	4:1	200	267	RL - 2	RL + 3	RL + 5	RL + 5	-	-
2750	4:1	267	344	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3200	4:1	344	400	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3733	4:1	400	467	RL - 2	-	-	RL + 5	RL + 3	RL + 7
4267	4:1	467	533	RL - 3	-	-	RL + 6	RL + 4	RL + 8
4800	4:1	533	600	RL - 3	-	-	RL + 6	RL + 4	RL + 8
5500	4:1	600	688	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6000	4:1	688	750	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6400	4:1	750	800	RL - 3	-	-	RL + 6	RL + 4	RL + 8

**Table 282 — ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=000<sub>B</sub>, 010<sub>B</sub>, 100<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)<sup>1</sup>**

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLoff_RD_RDQS Units=nCK	ODTLon_RD_RDQS ( RL + BL/n_min + RU(tWCK2DQO(max)/tCK) + 2) Units=nCK at CKR=2:1 ODTLon_RD_RDQS ( RL + BL/n_min + RU(tWCK2DQO(max)/tCK) + 1) Units=nCK at CKR=4:1				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	RL - 3	RL + 7	RL + 11	RL + 11	-	-
1067	2:1	133	267	RL - 4	RL + 7	RL + 11	RL + 11	-	-
1600	2:1	267	400	RL - 4	RL + 7	RL + 11	RL + 11	-	-
2133	2:1	400	533	RL - 5	RL + 8	RL + 12	RL + 12	-	-
2750	2:1	533	688	RL - 5	RL + 8	RL + 12	RL + 12	-	-
3200	2:1	688	800	RL - 6	RL + 8	RL + 12	RL + 12	-	-
533	4:1	5	67	RL - 2	RL + 4	RL + 6	RL + 6	-	-
1067	4:1	67	133	RL - 2	RL + 4	RL + 6	RL + 6	-	-
1600	4:1	133	200	RL - 2	RL + 4	RL + 6	RL + 6	-	-
2133	4:1	200	267	RL - 3	RL + 4	RL + 6	RL + 6	-	-
2750	4:1	267	344	RL - 3	RL + 4	RL + 6	RL + 6	-	-
3200	4:1	344	400	RL - 3	RL + 4	RL + 6	RL + 6	-	-
3733	4:1	400	467	RL - 3	-	-	RL + 6	RL + 4	RL + 8
4267	4:1	467	533	RL - 4	-	-	RL + 7	RL + 5	RL + 9
4800	4:1	533	600	RL - 4	-	-	RL + 7	RL + 5	RL + 9
5500	4:1	600	688	RL - 4	-	-	RL + 7	RL + 5	RL + 9
6000	4:1	688	750	RL - 4	-	-	RL + 7	RL + 5	RL + 9
6400	4:1	750	800	RL - 4	-	-	RL + 7	RL + 5	RL + 9

NOTE 1 MR10 OP[1] is valid only for LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>) and the field is required to be written 0<sub>B</sub> for LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>).

### 7.6.5.2 Asynchronous NT-ODT (cont'd)

**Table 283 — ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]= 110<sub>B</sub>, 001<sub>B</sub>, 011<sub>B</sub>, 101<sub>B</sub>, and 111<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)<sup>1</sup>**


Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (<=) (MHz)	ODTLoFF_RD_RDQS Units=nCK	ODTLon_RD_RDQS ( RL + BL/n_min + RU(tWCK2DQO(max)/tCK) + 1) Units=nCK, at CKR=4:1					
					ALL mode	16B mode		8B mode	BG mode	
						BL16	BL32	BL32	BL16	BL32
3733	4:1	400	467	RL - 4	-	-	RL + 6	RL + 4	RL + 8	
4267	4:1	467	533	RL - 5	-	-	RL + 7	RL + 5	RL + 9	
4800	4:1	533	600	RL - 5	-	-	RL + 7	RL + 5	RL + 9	
5500	4:1	600	688	RL - 5	-	-	RL + 7	RL + 5	RL + 9	
6000	4:1	688	750	RL - 5	-	-	RL + 7	RL + 5	RL + 9	
6400	4:1	750	800	RL - 5	-	-	RL + 7	RL + 5	RL + 9	
NOTE 1 MR10 OP[1] is valid only for LPDDR5X SDRAM (MR8 OP[1:0]=01 <sub>B</sub> ) and the field is required to be written 0 <sub>B</sub> for LPDDR5 SDRAM (MR8 OP[1:0]=00 <sub>B</sub> ).										

**Table 284 — Asynchronous NT-ODT Turn On and Turn Off Timing**

Parameter	ALL Operation Frequency	Unit
tODT_RDOn,min	1.5	ns
tODT_RDOn,max	3.5	ns
tODT_RDOff,min	1.5	ns
tODT_RDOff,max	3.5	ns

### 7.6.5.3 Timing Diagram of Write Case

In Non-target DRAM ODT enabled mode, ODT timings (ODTLon and ODTLoff) are referenced to WL after the write command and the ODT value in target rank can be updated within  $t_{ODT\text{on,max}}$  as shown in Figure 217. After write operation, target ODT value should be recovered to pre-defined Non-target DRAM ODT value within the  $t_{ODT\text{off,max}}$ .



NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.

NOTE 2  $ODT\text{Lon} = WL - 1$ ,  $ODT\text{Loff} = WL + 3$

NOTE 3 In case of NT-ODT is applied for DMI.


NOTE 4 Write Link ECC is disabled.

Figure 217 — ODT, NT ODT Timing for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16



#### 7.6.5.4 Timing Diagram of Read Case

In Non-target DRAM ODT enabled mode, ODT timings (ODTLoff\_RD/RD\_DQ/RDQS) are referenced to RL after the read command and the ODT value in target rank is disabled within tODT\_RDoff,max as shown in Figure 218. After read operation, disabled ODT should be recovered to pre-defined Non-target DRAM ODT value within the tODT\_RDOn,max.




NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 ODT/NT-ODT turned on/off timing for DQ and RDQS is merged.

**Figure 218 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=0<sub>B</sub>)**

### 7.6.5.4 Timing Diagram of Read case (cont'd)




NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.

NOTE 2 ODT/NT-ODT turned on/off timing for DQ and RDQS is separated.

**Figure 219 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=1<sub>B</sub>)**

#### 7.6.5.5 Rank2Rank Timing Diagram of Write to Read Case

In Non-target DRAM ODT enabled mode, Write to Read command constraint in Rank2Rank operation MR0 OP[0] = 1<sub>B</sub>(RDQS/DQ NT-ODT control Separated) is shorter than MR0 OP[0]=0<sub>B</sub>(RDQS/DQ NT-ODT control merged). Refer to Figure 220 and Figure 221.



NOTE 1 tWCK2CK is 0ps in this instance.  
NOTE 2 ODTLon=WL-1, ODTLoFF=WL+3  
NOTE 3 In case of NT-ODT is applied for DMI.  
NOTE 4 Write Link ECC is disabled.  
NOTE 5 ODTLoFF\_RD=RL-2, ODTLoN\_RD=RL+4  
NOTE 6 ODT/NT-ODT turned on/off timing for DQ and RDQS is merged.

**Figure 220 — Write to Read Rank2Rank Operation (MR0 OP[0]=0<sub>B</sub>)**

7.6.5.5 Rank2Rank Timing Diagram of Write to Read Case (cont'd)




Figure 221 — Write to Read Rank2Rank Operation (MR0 OP[0]=1B)

### 7.6.5.6 NT-ODT Setting by MRW Command

The NT-ODT status and Value can be also changed by the Mode Register Write (MRW) command, rather than using the FSP procedure. The following description indicates the transition timing of NT-ODT value and/or status.

The NT-ODT is enabled by MR11 OP[3]=1<sub>B</sub>, and then the NT-ODT status of SDRAM is move to NT-ODT value set by MR41 OP[7:5], in case of changing MR41 OP[7:5] from 000<sub>B</sub> to another setting is the same as moving from MR11 OP[3]=0<sub>B</sub> to MR11 OP[3]=1<sub>B</sub>.




Figure 222 — NT-ODT Turned On Timing by MRW Command

The NT-ODT is disabled by MR11 OP[3]=0<sub>B</sub>, and then the NT-ODT status of SDRAM is move to NT-ODT off mode, in case of changing MR41 OP[7:5] to 000<sub>B</sub> from another setting is the same as moving from MR11 OP[3]=1<sub>B</sub> to MR11 OP[3]=0<sub>B</sub>.





Figure 223 — NT-ODT Turned Off Timing by MRW Command


### 7.6.5.6 NT-ODT Setting by MRW Command (cont'd)

The Figure 224 is shown NT-ODT value change by MRW command.



**Figure 224 — NT-ODT Value Change by MRW Command**


This timing also applies in case of accompanying active/inactive switching for DMI and RDQS\_t pin by MR setting.



**Figure 225 — NT-ODT's Turned On Timing Associated with DMI Activated: In case of Read DBI Enable**

### 7.6.5.6 NT-ODT Setting by MRW Command (cont'd)

The timing constraints from MRW command to change NT ODT condition, to other commands follows MRR/MRW Timing Constraints in MRR/MRW Timing Constraints section.



NOTE 1 See Table 372, Table 373, and Table 374 for detail.

**Figure 226 — Timing Constraint from MRW Command to Other Command**

**Table 285 — NT-ODT AC Timing**

Parameters	Symbol	Min/Max	Value	Unit	Notes
Delay from MRW command to NT-ODT switching	tNTODT	Max	Max (14ns, 5nCK)	-	1
NOTE 1 tNTODT is defined the delay time from MRW-2 command (the falling edge of the CK_t) to start point of tODTon/tODToff. Which tODTon or tODToff applies depends on the previous NT-ODT status.					

## 7.6.6 NT-ODT Behavior Unification

LPDDR5 SDRAM: MR8 OP[1:0]=00<sub>B</sub> supports the unified NT-ODT behavior as an optional feature to reduce one bubble in the Write to Read operation in multi rank case when Write Link ECC is disabled and to simplify the handling of NT-ODT timing.

MR0 OP[5] indicates whether the unified NT-ODT behavior is supported or not.

- MR0 OP[5]=0<sub>B</sub>

The NT-ODT behavior does not follow the unified NT-ODT behavior.

See vendor's data sheet for detail of NT-ODT behavior.

- MR0 OP[5]=1<sub>B</sub>

The NT-ODT behavior follow the unified NT-ODT behavior which defined in this section.

All LPDDR5X SDRAM: MR8 OP[1:0]=01<sub>B</sub> supports only NT-ODT behavior unification defined in this section and MR0 OP[5] is don't care.

### 7.6.6.1 Unified NT-ODT Behavior

Once NT-ODT is enabled, termination by NT-ODT for DQ, DMI and RDQS pins are continuing until NT-ODT is disabled or SDRAM will be reset, except following case.

- DQ
  - During the input receiver turned on (Write operation for example).
  - During the output driver turned on (Read operation for example).
- DMI
  - DMI is disabled by MR setting.
  - During the input receiver turned on.
  - During the output driver turned on.
- RDQS<sub>t</sub>
  - RDQS<sub>t</sub> is disabled by MR setting.
  - During the input receiver turned on.
  - During the output driver turned on.
- RDQS<sub>c</sub>
  - RDQS<sub>c</sub> is disabled by MR setting.
  - During the output driver turned on.



### 7.6.6.1 Unified NT-ODT Behavior (cont'd)

In Non-Target ODT (NT-ODT) mode, Target DRAM ODT and Non-Target DRAM ODT can be set by MR11 and MR41 and a possible combination is shown in Table 288 and 7.6.6.1 Unified NT-ODT Behavior Table 289. If using NT-ODT function, the following things should be considered:  $v_{DIVW}$  and  $VDIHL\_AC$  specification of DQ is satisfied for Write operation. In Read operation, since SDRAM calibrates Pull-Up strength to satisfy  $V_{OH}$  specification according as SoC ODT of MR17 OP[2:0], SoC ODT of MR17 OP[2:0] should be the same as equivalent resistance of NT-ODT (MR41 OP[7:5]) and ODT of SoC Rx. Notice that the ODT value of non-target rank should be always one fixed level irrespective of read/write operation and NT-ODT should be disabled in case of VRO enabled by MR13 OP[2]. Refer to Tables 280 and 281 for more information.

Following MR setting, SDRAMs connected to the same data bus line are required to have same setting.

- MR22 OP[5:4]: Write Link ECC
- MR22 OP[7:6]: Read Link ECC
- MR3 OP[7]: DBI-WR
- MR3 OP[6]: DBI RD
- MR13 OP[5]: DMD
- MR21 OP[5]: RDCFE
- MR20 OP[1:0]: RDQS
- MR46 OP[2]: WCK-DQS<sub>t</sub>/Parity Training
- MR26 OP[7] Read/Write-based WCK-RDQS<sub>t</sub> Training

### 7.6.6.1 Unified NT-ODT Behavior (cont'd)

**Table 286 — Normal Mode vs. NT-ODT Mode for Write Operation**

Mode MR11 OP[3]	Target Rank ODT	Non-Target Rank ODT	Equivalent ODT of 2-Rank DRAM
OP[3]=0 (Normal Mode)	MR11 OP[2:0] (ODT <sub>T</sub> )	Disable	ODT <sub>T</sub>
OP[3]=1 (NT-ODT Mode)	MR11 OP[2:0] (ODT <sub>T</sub> )	MR41 OP[7:5] (ODT <sub>NT</sub> )	ODT <sub>T</sub>    ODT <sub>NT</sub>
OP[3]=1 (NT-ODT Mode)	Disable	MR41 OP[7:5] (ODT <sub>NT</sub> )	ODT <sub>NT</sub>

**Table 287 — Normal Mode vs. NT-ODT Mode for Read Operation**

Mode MR11 OP[3]	Non-Target Rank ODT	SoC Rx ODT	Equivalent ODT for RD operation	MR17 OP[2:0] (SoC ODT for DRAM Pull-Up Cal.)
OP[3]=0 (Normal Mode)	Disable	ODT <sub>SOC</sub>	ODT <sub>SOC</sub>	ODT <sub>SOC</sub>
OP[3]=1 (NT-ODT Mode)	MR41 OP[7:5] (ODT <sub>NT</sub> )	ODT <sub>SOC</sub>	ODT <sub>NT</sub>    ODT <sub>SOC</sub>	ODT <sub>NT</sub>    ODT <sub>SOC</sub> <sup>1</sup>
NOTE 1 Since SoC ODT of MR17 can only support RZQ/n (n=1,2,3,4,5,6), (ODT <sub>NT</sub>   ODT <sub>SOC</sub> ) should be one of RZQ/1, RZQ/2, RZQ/3, RZQ/4, RZQ/5, and RZQ/6.				

Table 288 shows all combinations that equivalent ODT is RZQ/1, RZQ/2, RZQ/3, RZQ/4, RZQ/5, or RZQ/6.

**Table 288 — Combination of Target ODT, Non-target ODT, and SoC ODT (NT-ODT Enable Case)**

ODT <sub>NT</sub>	ODT <sub>T</sub>	ODT <sub>SOC</sub>	Write (ODT <sub>eq</sub> =ODT <sub>NT</sub>    ODT <sub>T</sub> )	Read (SoC ODT MR17 OP[2:0])
RZQ/1	RZQ/1	Disabled	RZQ/2	RZQ/1
	RZQ/2	RZQ/1	RZQ/3	RZQ/2
	RZQ/3	RZQ/2	RZQ/4	RZQ/3
	RZQ/4	RZQ/3	RZQ/5	RZQ/4
	RZQ/5	RZQ/4	RZQ/6	RZQ/5
	Disabled	RZQ/5	RZQ/1	RZQ/6
RZQ/2	RZQ/1	Disabled	RZQ/3	RZQ/2
	RZQ/2	RZQ/1	RZQ/4	RZQ/3
	RZQ/3	RZQ/2	RZQ/5	RZQ/4
	RZQ/4	RZQ/3	RZQ/6	RZQ/5
	Disabled	RZQ/4	RZQ/2	RZQ/6
RZQ/3	RZQ/1	Disabled	RZQ/4	RZQ/3
	RZQ/2	RZQ/1	RZQ/5	RZQ/4
	RZQ/3	RZQ/2	RZQ/6	RZQ/5
	Disabled	RZQ/3	RZQ/3	RZQ/6
RZQ/4	RZQ/1	Disabled	RZQ/5	RZQ/4
	RZQ/2	RZQ/1	RZQ/6	RZQ/5
	Disabled	RZQ/2	RZQ/4	RZQ/6
RZQ/5	RZQ/1	Disabled	RZQ/6	RZQ/5
	Disabled	RZQ/1	RZQ/5	RZQ/6
RZQ/6	Disabled	Disabled	RZQ/6	RZQ/6

### 7.6.6.1 Unified NT-ODT Behavior (cont'd)

**Table 289 — Combination of Target ODT, Non-target ODT, and SoC ODT**  
(NT-ODT Disable Case: MR11 OP[3]=0<sub>B</sub> or MR11OP[3]=1<sub>B</sub> and MR41 OP[7:5]=000<sub>B</sub>)

ODT <sub>NT</sub>	ODT <sub>T</sub>	ODT <sub>SoC</sub>	Write (ODT <sub>eq</sub> =ODT <sub>NT</sub> // ODT <sub>T</sub> )	Read (SoC ODT MR17 OP[2:0])
Disabled	RZQ/1	RZQ/1	RZQ/1	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/2	RZQ/1	RZQ/2	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/3	RZQ/1	RZQ/3	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/4	RZQ/1	RZQ/4	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/5	RZQ/1	RZQ/5	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6
	RZQ/6	RZQ/1	RZQ/6	RZQ/1
		RZQ/2		RZQ/2
		RZQ/3		RZQ/3
		RZQ/4		RZQ/4
		RZQ/5		RZQ/5
		RZQ/6		RZQ/6

#### 7.6.6.2 Effective MR Set for NT ODT

The NT-ODT behavior of DMI and RDQS\_t/c follows MR setting. Refer to Table 290 and Table 291 for detail.

**Table 290 — Combination among Read Link ECC, Data Mask, Write DBI, Read DBI, and Read Data Copy**

Read Link ECC MR22 OP[7:6]	DMD MR13 OP[5]	DBI WR MR3 OP[7]	DBI RD MR3 OP[6]	RDCFE MR21 OP[5]	DMI Status	NT ODT to DMI	Notes
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Disable	N/A	4
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	N/A	N/A	1 <sub>B</sub> (Enable)	N/A	N/A	Prohibited setting	2
01 <sub>B</sub> (Enable)	N/A	N/A	N/A	1 <sub>B</sub> (Enable)	N/A	Prohibited setting	3
01 <sub>B</sub> (Enable)	0 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	0 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	1 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1
01 <sub>B</sub> (Enable)	1 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	Enable	NT-ODT follows MR setting	1

NOTE 1 NT-ODT follows MR11 OP[3] and/or MR41 OP[7:5].  
MR11 OP[3]: Non Target ODT Enable, MR41 OP[7:5]: NT DQ ODT (value setting)

NOTE 2 Read Link ECC: MR22 OP[7:6] and DBI RD MR3 OP[7] are mutually exclusive.

NOTE 3 Read Link ECC: MR22 OP[7:6] and RDCFE MR21 OP[5] are mutually exclusive.

NOTE 4 The following MR setting is inhibited when MR46 OP[2] =1<sub>B</sub>.  
DBI-Read: MR3 OP[6]=0<sub>B</sub>, DBI-Write: MR3 OP[7]=0<sub>B</sub>, Data Mask: MR13 OP[5]=1<sub>B</sub>, READ Data Copy: MR21 OP[5]=0<sub>B</sub>,  
Read Link ECC: MR22 OP[7:6]=00<sub>B</sub>.

#### 7.6.6.2 Effective MR Set for NT ODT (cont'd)

**Table 291 — Combination among RDQS Mode, WCK-RDQS/Parity Training, Read/Write-based WCK-RDQS\_t Training, and Write Link ECC**

WCK-RDQS_t/Parity Training MR46 OP[2]	Read/Write-based WCK-RDQS_t Training MR26 OP[7]	Write Link ECC MR22 OP[5:4]	Read DQS MR20 OP[1:0]	RDQS_t Status	RDQS_c Status	NT ODT to RDQS_t/c	Notes
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub>	Disable	Disable	NT-ODT should be disabled	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	01 <sub>B</sub>	Enable	Disable	NT-ODT should be disabled	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	11 <sub>B</sub>	Disable	Enable	NT-ODT should be disabled	1
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	2
0 <sub>B</sub> (Disable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	2
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	00 <sub>B</sub> (Disable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	2
0 <sub>B</sub> (Disable)	1 <sub>B</sub> (Enable)	01 <sub>B</sub> (Enable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	4
1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	3
1 <sub>B</sub> (Enable)	0 <sub>B</sub> (Disable)	01 <sub>B</sub> (Enable)	10 <sub>B</sub>	Enable	Enable	NT-ODT can be applied	
1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	00 <sub>B</sub> (Disable)	00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	5
1 <sub>B</sub> (Enable)	1 <sub>B</sub> (Enable)	01 <sub>B</sub> (Enable)	00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> , 11 <sub>B</sub>	N/A	N/A	Prohibited setting	5

NOTE 1 MR is required to be set as follows: MR11 OP[3] = 0<sub>B</sub> or “MR11 OP[3] = 1<sub>B</sub> and MR41 OP[7:5] = 000<sub>B</sub>”.

MR11 OP[3]: Non Target ODT Enable, MR41 OP[7:5]: NT DQ ODT (value setting)

NOTE 2 NT-ODT should be disabled when using RDQS SE/Disable Mode.

NOTE 3 Target operating speed is not overlapped between RDQS SE/Disable Mode and WCK-DQS/Parity Training and Write Link ECC.

- 1600 Mbps ≥ RDQS SE/Disable Mode
- 3200 Mbps < Link ECC/ WCK-RDQS-Parity Training/ Read/Write-based WCK-RDQS\_t Training.

NOTE 4 Write Link ECC MR22 OP[5:4]=01<sub>B</sub> is needed prior to set 1<sub>B</sub> to MR46 OP[2]: WCK-RDQS\_t/Parity Training Enabled.

NOTE 5 WCK-RDQS\_t/Parity Training: MR46 OP[2]=1<sub>B</sub> and Read/Write-based WCK-RDQS\_t Training: MR26 OP[7]=1<sub>B</sub> are mutually exclusive.

### 7.6.6.3 Asynchronous NT-ODT

The NT-ODT is enabled by MR11 OP[3] and a target ODT of SDRAM is controlled by Write related command such as Write, Mask Write command or Read related command such as Read and MRR command. The ODT of each SDRAM is turned on with NT-ODT value (MR41 OP[7:5]). When Write, Mask Write or Read command is issued to the target DRAM, according to timing parameters like ODTLon\_(RD\_DQ/RDQS), tODT\_RDon, ODTLoff\_(RD\_DQ/RDQS) or tODT\_RDoff, the ODT of the target DRAM is controlled.

Following timing parameters apply when DRAM NT-ODT mode is enabled.

- ODTLon, tODTon,min, tODTon,max
- ODTLoff, tODToff,min, tODToff,max
- ODTLon\_RD\_DQ/ODTLon\_RD\_RDQS, tODT\_RDon,min, tODT\_RDon,max
- ODTLoff\_RD\_DQ/ODTLoff\_RD\_RDQS, tODT\_RDoff,min, tODT\_RDoff,max


#### 7.6.6.3.1 NT-ODT Behavior for Write Operation

ODTLon is a synchronous parameter and it is the latency from the Write related command such as Write or Mask Write command (the rising edge of the clock) to tODTon reference. ODTLon latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLon latency. Minimum RTT turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and NT-ODT resistance begins to turn on. Maximum RTT turn-on time (tODTon,max) is the point in time when the ODT resistance is fully on. tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from the Write or Mask Write command.

ODTLoff is a synchronous parameter and it is the latency from the Write or Mask Write command (the rising edge of the clock) to tODToff reference. ODTLoff latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLoff latency. Minimum RTT turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the NT-ODT resistance. Maximum NT-ODT turn-off time (tODToff,max) is the point in time when the on-die termination has reached high impedance. tODToff,min and tODToff,max are measured once ODTLoff latency is satisfied from the Write or Mask Write command.

### 7.6.6.3.1 NT-ODT Behavior for Write Operation (cont'd)

In Non-target DRAM ODT enabled mode, ODT timings (ODTLon and ODTLoff) are referenced to the Write command and the ODT value in target rank can be updated within  $t_{ODT\text{on,max}}$  as shown in Figure 227. After write operation, target ODT value should be recovered to pre-defined Non-target DRAM ODT value within the  $t_{ODT\text{off,max}}$ .



- NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.  
 NOTE 2  $ODTLon = WL - 1$ ,  $ODTLoff = WL + 3$   
 NOTE 3 In case of NT-ODT is applied for DMI.  
 NOTE 4 Write Link ECC is disabled.

Figure 227 — ODT, NT ODT Timing for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16

### 7.6.6.3.1 NT-ODT Behavior for Write Operation (cont'd)

Table 292 — ODTL<sub>on</sub> and ODTL<sub>off</sub> Latency Values for Write<sup>1</sup>

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (≤) (MHz)	ODTL <sub>on</sub> Units=nCK	ODTL <sub>off</sub> (WL + BL/n <sub>min</sub> + RU(tWCK2DQI(max)/tCK)) Units=nCK				
					16B mode		8B mode	BG mode	
				ALL mode	BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	WL - 1	WL + 5	WL + 9	WL + 9	-	-
1067	2:1	133	267	WL - 2	WL + 5	WL + 9	WL + 9	-	-
1600	2:1	267	400	WL - 2	WL + 5	WL + 9	WL + 9	-	-
2133	2:1	400	533	WL - 3	WL + 5	WL + 9	WL + 9	-	-
2750	2:1	533	688	WL - 3	WL + 5	WL + 9	WL + 9	-	-
3200	2:1	688	800	WL - 4	WL + 5	WL + 9	WL + 9	-	-
533	4:1	5	67	WL - 1	WL + 3	WL + 5	WL + 5	-	-
1067	4:1	67	133	WL - 1	WL + 3	WL + 5	WL + 5	-	-
1600	4:1	133	200	WL - 1	WL + 3	WL + 5	WL + 5	-	-
2133	4:1	200	267	WL - 2	WL + 3	WL + 5	WL + 5	-	-
2750	4:1	267	344	WL - 2	WL + 3	WL + 5	WL + 5	-	-
3200	4:1	344	400	WL - 2	WL + 3	WL + 5	WL + 5	-	-
3733	4:1	400	467	WL - 2	-	-	WL + 5	WL + 3	WL + 7
4267	4:1	467	533	WL - 3	-	-	WL + 5	WL + 3	WL + 7
4800	4:1	533	600	WL - 3	-	-	WL + 5	WL + 3	WL + 7
5500	4:1	600	688	WL - 3	-	-	WL + 5	WL + 3	WL + 7
6000	4:1	688	750	WL - 3	-	-	WL + 5	WL + 3	WL + 7
6400	4:1	750	800	WL - 3	-	-	WL + 5	WL + 3	WL + 7
7500	4:1	800	937.5	WL - 4	-	-	WL + 5	WL + 3	WL + 7
8533	4:1	937.5	1066.5	WL - 4	-	-	WL + 5	WL + 3	WL + 7
NOTE 1 ODTL <sub>off</sub> is not related to WCK post-amble because the ODT of WCK is always turned on or off.									

Table 293 — Asynchronous NT-ODT Turn on and Turn off Timing for Write

Parameter	ALL Operation Frequency		Unit
	E-DVFSC OFF MR19 OP[1:0]= 00 <sub>B</sub> or 01 <sub>B</sub>	E-DVFSC ON MR19 OP[1:0]=10 <sub>B</sub>	
tODT <sub>on,min</sub>	1.5	1.5	ns
tODT <sub>on,max</sub>	3.5	3.9	ns
tODT <sub>off,min</sub>	1.5	1.5	ns
tODT <sub>off,max</sub>	3.5	3.9	ns



### 7.6.6.3.2 NT-ODT Behavior for Read Operation


LPDDR5 SDRAM only supports “Separate DQ NT-ODT timing from RDQS NT-ODT timing” at Read related command such as Read and MRR and this information is described MR0 OP[0]: NT-ODT timing mode.

MR0 OP[0]=1<sub>B</sub>: Separate DQ NT-ODT timing from RDQS NT-ODT timing

ODTLoff\_RD\_DQ/RDQS is a synchronous parameter and it is the latency from the Read command (the rising edge of the clock) to tODT\_RDoff reference. ODTLoff\_RD\_DQ/RDQS latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLoff\_RD\_DQ/RDQS latency. Minimum RTT turn-off time (tODT\_RDoff,min for example) is the point in time when the device termination circuit starts to turn off the NT-ODT resistance. Maximum NT-ODT turn-off time (tODT\_RDoff,max) is the point in time when the on-die termination has reached high impedance. tODT\_RDoff,min and tODT\_RDoff,max are measured once ODTLoff latency is satisfied from the Read command.


ODTLon\_RD\_DQ/RDQS is a synchronous parameter and it is the latency from the Read command (the rising edge of the clock) to tODT\_RDon reference. ODTLon\_RD\_DQ/RDQS latency is a fixed latency value for each operation frequency range. Each operation frequency range has a different ODTLon\_RD\_DQ/RDQS latency. Minimum RTT turn-on time (tODT\_RDon,min) is the point in time when the device termination circuit leaves high impedance state and NT-ODT resistance begins to turn on. Maximum RTT turn-on time (tODT\_RDon,max) is the point in time when the ODT resistance is fully on. tODT\_RDon,min and tODT\_RDon,max are measured once ODTLon\_RD\_DQ/RDQS latency is satisfied from the Read command.

In Non-target DRAM ODT enabled mode, ODT timings (ODTLoff\_RD\_DQ/RDQS and ODTLon\_RD\_DQ/RDQS) are referenced to Read command and the ODT value in target rank is disabled within tODT\_RDoff,max as shown in Figure 228. After read operation, disabled ODT should be recovered to pre-defined Non-target DRAM ODT value within the tODT\_RDon,max.



**Figure 228 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=1<sub>B</sub>)**

### 7.6.6.3.2 NT-ODT Behavior for Read Operation (cont'd)



NOTE 1 tWCK2CK is 0ps in this instance.

**Figure 229 — ODT, NT ODT Timing for Read BG Mode: CKR (WCK vs. CK) = 4:1, BL=16  
RDQS = Disabled, MR0 OP[0]=1<sub>B</sub>**

### 7.6.6.3.2 NT-ODT Behavior for Read Operation (cont'd)

Table 294 — ODTLon\_RD\_DQ and ODTLoff\_RD\_DQ Latency Values for Read (MR0 OP[0]=1B)

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (≤) (MHz)	ODTLoff_RD_DQ Units=nCK	ODTLon_RD_DQ (RL + BL/n_min + RU(tWCK2DQO(max)/tCK)) Units=nCK				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	RL - 1	RL + 5	RL + 9	RL + 9	-	-
1067	2:1	133	267	RL - 2	RL + 5	RL + 9	RL + 9	-	-
1600	2:1	267	400	RL - 2	RL + 5	RL + 9	RL + 9	-	-
2133	2:1	400	533	RL - 3	RL + 6	RL + 10	RL + 10	-	-
2750	2:1	533	688	RL - 3	RL + 6	RL + 10	RL + 10	-	-
3200	2:1	688	800	RL - 4	RL + 6	RL + 10	RL + 10	-	-
533	4:1	5	67	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1067	4:1	67	133	RL - 1	RL + 3	RL + 5	RL + 5	-	-
1600	4:1	133	200	RL - 1	RL + 3	RL + 5	RL + 5	-	-
2133	4:1	200	267	RL - 2	RL + 3	RL + 5	RL + 5	-	-
2750	4:1	267	344	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3200	4:1	344	400	RL - 2	RL + 3	RL + 5	RL + 5	-	-
3733	4:1	400	467	RL - 2	-	-	RL + 5	RL + 3	RL + 7
4267	4:1	467	533	RL - 3	-	-	RL + 6	RL + 4	RL + 8
4800	4:1	533	600	RL - 3	-	-	RL + 6	RL + 4	RL + 8
5500	4:1	600	688	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6000	4:1	688	750	RL - 3	-	-	RL + 6	RL + 4	RL + 8
6400	4:1	750	800	RL - 3	-	-	RL + 6	RL + 4	RL + 8
7500	4:1	800	937.5	RL - 4	-	-	RL + 6	RL + 4	RL + 8
8533	4:1	937.5	1066.5	RL - 4	-	-	RL + 6	RL + 4	RL + 8

#### 7.6.6.3.2 NT-ODT Behavior for Read Operation (cont'd)

**Table 295 — ODTLon\_RD\_RDQS and ODTLoFF\_RD\_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]=000<sub>B</sub>, 010<sub>B</sub>, 100<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)<sup>1</sup>**

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (≤) (MHz)	ODTLoff_RD_RDQS Units=nCK	ODTLon_RD_RDQS (RL + BL/n_min + RU/(tWCK2DQO(max)/tCK) + 2) Units=nCK at CKR=2:1 ODTLon_RD_RDQS (RL + BL/n_min + RU/(tWCK2DQO(max)/tCK) + 1) Units=nCK at CKR=4:1				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
533	2:1	10	133	RL - 3	RL + 7	RL + 11	RL + 11	-	-
1067	2:1	133	267	RL - 4	RL + 7	RL + 11	RL + 11	-	-
1600	2:1	267	400	RL - 4	RL + 7	RL + 11	RL + 11	-	-
2133	2:1	400	533	RL - 5	RL + 8	RL + 12	RL + 12	-	-
2750	2:1	533	688	RL - 5	RL + 8	RL + 12	RL + 12	-	-
3200	2:1	688	800	RL - 6	RL + 8	RL + 12	RL + 12	-	-
533	4:1	5	67	RL - 2	RL + 4	RL + 6	RL + 6	-	-
1067	4:1	67	133	RL - 2	RL + 4	RL + 6	RL + 6	-	-
1600	4:1	133	200	RL - 2	RL + 4	RL + 6	RL + 6	-	-
2133	4:1	200	267	RL - 3	RL + 4	RL + 6	RL + 6	-	-
2750	4:1	267	344	RL - 3	RL + 4	RL + 6	RL + 6	-	-
3200	4:1	344	400	RL - 3	RL + 4	RL + 6	RL + 6	-	-
3733	4:1	400	467	RL - 3	-	-	RL + 6	RL + 4	RL + 8
4267	4:1	467	533	RL - 4	-	-	RL + 7	RL + 5	RL + 9
4800	4:1	533	600	RL - 4	-	-	RL + 7	RL + 5	RL + 9
5500	4:1	600	688	RL - 4	-	-	RL + 7	RL + 5	RL + 9
6000	4:1	688	750	RL - 4	-	-	RL + 7	RL + 5	RL + 9
6400	4:1	750	800	RL - 4	-	-	RL + 7	RL + 5	RL + 9
7500	4:1	800	937.5	RL - 5	-	-	RL + 7	RL + 5	RL + 9
8533	4:1	937.5	1066.5	RL - 5	-	-	RL + 7	RL + 5	RL + 9

NOTE 1 MR10 OP[1] is valid only for LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>) and the field is required to be written 0<sub>B</sub> for LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>).

### 7.6.6.3.2 NT-ODT Behavior for Read Operation (cont'd)

**Table 296 — ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS Enabled and MR10 OP[5:4,1]= 110<sub>B</sub>, 001<sub>B</sub>, 011<sub>B</sub>, 101<sub>B</sub> and 111<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)<sup>1</sup>**

Data Rate	WCK:CK Ratio	Lower Clock Frequency Limit (>) (MHz)	Upper Clock Frequency Limit (≤) (MHz)	ODTLoff_RD_RDQS Units=nCK	ODTLon_RD_RDQS (RL + BL/n_min + RU(tWCK2DQO(max)/tCK) + 1) Units=nCK, at CKR=4:1				
				ALL mode	16B mode		8B mode	BG mode	
					BL16	BL32	BL32	BL16	BL32
3733	4:1	400	467	RL - 4	-	-	RL + 6	RL + 4	RL + 8
4267	4:1	467	533	RL - 5	-	-	RL + 7	RL + 5	RL + 9
4800	4:1	533	600	RL - 5	-	-	RL + 7	RL + 5	RL + 9
5500	4:1	600	688	RL - 5	-	-	RL + 7	RL + 5	RL + 9
6000	4:1	688	750	RL - 5	-	-	RL + 7	RL + 5	RL + 9
6400	4:1	750	800	RL - 5	-	-	RL + 7	RL + 5	RL + 9
7500	4:1	800	937.5	RL - 6	-	-	RL + 7	RL + 5	RL + 9
8533	4:1	937.5	1066.5	RL - 6	-	-	RL + 7	RL + 5	RL + 9
NOTE 1 MR10 OP[1] is valid only for LPDDR5X SDRAM (MR8 OP[1:0]=01 <sub>B</sub> ) and the field is required to be written 0 <sub>B</sub> for LPDDR5 SDRAM (MR8 OP[1:0]=00 <sub>B</sub> ).									

**Table 297 — Asynchronous NT-ODT Turn On and Turn Off Timing**

Parameter	ALL Operation Frequency		Unit
	E-DVFS OFF MR19 OP[1:0]= 00 <sub>B</sub> or 01 <sub>B</sub>	E-DVFS ON MR19 OP[1:0]=10 <sub>B</sub>	
tODT_RDon,min	1.5	1.5	ns
tODT_RDon,max	3.5	3.9	ns
tODT_RDoff,min	1.5	1.5	ns
tODT_RDoff,max	3.5	3.9	ns

### 7.6.6.3.3 Timing diagrams for Typical Case

Timing diagrams for typical case are shown in Figure 230.





Figure 230 — NT ODT State at Idle

### 7.6.6.3.3 Timing Diagrams for Typical Case (cont'd)


NT-ODT behavior in Write X operation is shown in Figure 231.



NOTE 1 NT ODT is Enabled.

**Figure 231 — NT ODT Timing at Write X for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16**

NT-ODT behavior in Write with Link ECC operation is shown in Figure 232.



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 ODTLon=WL-1, ODTLoff=WL+3

NOTE 3 In case of NT-ODT is applied for DMI.


NOTE 4 Write Link ECC is enabled.

**Figure 232 — ODT, NT ODT Timing for Write with Link ECC BG Mode: CKR (WCK vs. CK) = 4:1, BL=16**




### 7.6.6.3.3 Timing Diagrams for Typical Case (cont'd)

NT-ODT behavior in Write with Write X and Link ECC operation is shown in Figure 233.



**Figure 233 — NT ODT Timing at Write X with Write Link ECC for Write BG Mode:  
CKR (WCK vs. CK) = 4:1, BL=16**

#### 7.6.6.3.4 Rank to Rank Write to Read Timing



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 ODTLon=WL-1, ODTLoFF=WL+3

NOTE 3 In case of NT-ODT is applied for DMI.

NOTE 4 Write Link ECC is disabled.


NOTE 5 ODTLoff\_RD\_DQ=RL-1, ODTLon\_RD\_DQ=RL+3

NOTE 6 ODTLoff\_RD\_RDQS=RL-2, ODTLon\_RD\_RDQS=RL+4

NOTE 7 ODT/NT-ODT turned on/off timing for  $\overline{\text{DQ}}$  and RDQS is separated.

**Figure 234 — Write to Read Rank2Rank Operation (MR0 OP[0]=1B)**

#### 7.6.6.3.4 Rank to Rank Write to Read Timing (cont'd)



NOTE 1 tWCK2CK is 0ps in this instance.  
NOTE 2 ODTLon=WL-1, ODTLoff=WL+3  
NOTE 3 In case of NT-ODT is applied for DMI.  
NOTE 4 Write Link ECC is enabled.  
NOTE 5 ODTLoff\_RD\_DQ=RL-1, ODTLon\_RD\_DQ=RL+3  
NOTE 6 ODTLoff\_RD\_RDQS=RL-2, ODTLon\_RD\_RDQS=RL+4  
NOTE 7 ODT/NT-ODT turned on/off timing for DQ and RDQS is separated.

**Figure 235 — Write to Read Rank2Rank Operation with Link ECC (MR0 OP[0]=1<sub>B</sub>)**

### **7.6.7 Input Clock Stop and Frequency Change**

Clock stop and frequency change can be done following states.

- 1) Deep Sleep Mode
- 2) Idle Power Down
- 3) Active Power Down
- 4) Self Refresh
- 5) Command Bus Training mode
- 6) Frequency Set Point
- 7) All Bank Refresh
- 8) Per Bank Refresh (All banks idle is required)
- 9) Idle State (All banks idle is required)

Clock stop/Frequency change condition about number 1) to 6), refer to each definition. As for number 7) to 9), condition of Clock stop/Frequency change is defined a following section.

### 7.6.7.1 Input Clock Frequency Change

LPDDR5 SDRAM supports input clock frequency change under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle.
- Refresh requirements apply during clock frequency change.
- All banks are required to be idle state.
- SDRAM state is required to be Idle, Per Bank Refresh or All Bank Refresh.
- Any Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The certain timing conditions such as  $t_{RP}$ ,  $t_{MRW}$ ,  $t_{MRR}$  have been met prior to changing the frequency.
- CS shall be held LOW during clock frequency change.
- The LPDDR5 SDRAM is ready for normal operation after the clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $(2 \times t_{CK} + t_{XP})$ .
- WCK2CK-Sync state is expired, or WCK2CK-Sync OFF state in case of WCK always On mode.
- Target ODT turn off time ( $ODT_{Loff}$ ) plus extra 4 clocks and NT-ODT turn on time ( $ODT_{Lon\_RD}$ ,  $ODT_{Lon\_RD\_DQ}$ ,  $ODT_{Lon\_RD\_RDQS}$ ) plus extra 4 clocks are satisfied.


After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

### 7.6.7.2 Input Clock Stop

LPDDR5 SDRAM supports clock stop under the following conditions:


- $CK\_t$  is held LOW and  $CK\_c$  is held HIGH during clock stop.
- CS shall be held LOW during clock stop.
- Refresh requirements apply during clock stop.
- All banks are required to be idle state.
- SDRAM state is required to be Idle, Per Bank Refresh or All Bank Refresh.
- The certain timing conditions such as  $t_{RP}$ ,  $t_{MRW}$ ,  $t_{MRR}$ ,  $t_{ZQLAT}$ , etc. have been met prior to stopping the clock.
- Read with auto precharge and write with auto precharge commands need extra 4 clock cycles in addition to the related timing constraints,  $n_{WR}$  and  $n_{RTP}$ , to complete the operations as shown in Figure 236, Figure 237, and Figure 238.
- $REF_{ab}$ ,  $REF_{pb}$ ,  $SRX$  and  $ZQ_{cal}$  Start commands are required to have  $Max(9ns, 6n_{CK})$  additional clocks prior to stopping the clock as shown in Figure 239.
- The LPDDR5 SDRAM is ready for normal operation after the clock is restarted and satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $(2 \times t_{CK} + t_{XP})$ .
- WCK2CK-Sync state is expired, or WCK2CK-Sync OFF state in case of WCK always On mode.
- Target ODT turn off time ( $ODT_{Loff}$ ) plus extra 4 clocks and NT-ODT turn on time ( $ODT_{Lon\_RD}$ ,  $ODT_{Lon\_RD\_DQ}$ ,  $ODT_{Lon\_RD\_RDQS}$ ) plus extra 4 clocks are satisfied.

### 7.6.7.2 Input Clock Stop (cont'd)



NOTE 1 In case of " $BL/n + nRBTP + 4nCK$ " > " $RL + BL/n_{max} + RD(tWCKPST/tCK) + 1$ "


**Figure 236 — Delay Time from Read with Auto Precharge to Clock Stop : 16B mode, CKR=4:1,  $tRPST=0.5nWCK$ ,  $tWCKPST=2.5nCK$ ,  $nRBTP=0nCK$**




NOTE 1 In case of " $BL/n + nRBTP + 4nCK$ " < " $RL + BL/n_{max} + RD(tWCKPST/tCK) + 1$ "

**Figure 237 — Delay Time from Read with Auto Precharge to Clock Stop : BG mode, CKR=4:1,  $tRPST=2.5nWCK$ ,  $tWCKPST=4.5nWCK$**

### 7.6.7.2 Input Clock Stop (cont'd)



**Figure 238 — Delay Time from Write with Auto Precharge to Clock Stop : 16B Mode, CKR=4:1,  $t_{WCKPST}=2.5nWCK$**




NOTE 1 REFab can be replaced with REFpb, SRX or ZQCal Start commands.

**Figure 239 — Delay Time from REFab, REFpb, SRX, and ZQCal Start to Clock Stop**


See summary below for the delay time values.

Parameters	Symbol	Min/Max	Value	Unit	Note
Delay time from REFab, REFpb, SRX and ZQCal Start to Clock Stop	$t_{CKSTOP}$	Min.	Max (9 ns, 6nCK)	ns	

### 7.6.7.2 Input Clock Stop (cont'd)



**Figure 240 — Delay Time from Write FIFO to Clock Stop: 16B Mode, CKR=4:1, tWCKPST=2.5nWCK**



**Figure 241 — Delay Time from Read FIFO to Clock Stop: 16B Mode, CKR=4:1, tWCKPST=2.5nWCK (MR0 OP[0]=1<sub>B</sub>)**



### **7.6.7.3 WCK to CK Frequency Ratio (CKR) Change**

LPDDR5 SDRAM supports two WCK to CK frequency ratio (CKR), one is 2 to 1 and the other is 4 to 1. CKR mode is selected by MR18 OP[7] (MR18 OP[7] = 0<sub>B</sub> : CKR=2:1, MR18 OP[7] = 1<sub>B</sub> : CKR=4:1). CKR can be changed by Frequency Set Point Function (FSP) or MRW command to set MR18 OP[7] setting. Refer to 7.6.7 for CKR change by FSP.

### **7.6.7.4 WCK to CK frequency Ratio (CKR) Change by MRW Command**

CKR mode can be changed by MRW command to update MR18 OP[7] setting. Prior to CKR mode change by MRW command, LPDDR5 SDRAM should be in all bank idle state and WCK2CK-Sync expired or WCK2CK-Sync OFF state in case WCK always On mode. Refer to "MRR/MRW Timing Constraints" table for its command timing constraints.

After the CKR mode is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may need to be adjusted to meet timing requirements at the operating clock frequency and WCK to CK frequency ratio.

### 7.6.8 V<sub>REF</sub> Current Generator (VRCG)

LPDDR5 SDRAM VREF current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal V<sub>REF</sub>(DQ) and V<sub>REF</sub>(CA) levels during training and when changing frequency set points during operation. The high current mode is enabled by setting MR16 OP[6] = 1. Only Deselect commands may be issued until tVRCG\_ENABLE is satisfied. tVRCG\_ENABLE timing is shown in Figure 242.




Figure 242 — VRCG Enable Timing

VRCG high current mode is disabled by setting MR16 OP[6] = 0. Only Deselect commands may be issued until tVRCG\_DISABLE is satisfied. tVRCG\_DISABLE timing is shown in Figure 243.




Figure 243 — VRCG Disable Timing


Note that LPDDR5 SDRAM devices support V<sub>REF</sub>(CA) and V<sub>REF</sub>(DQ) range and value changes without enabling VRCG high current mode.

Table 298 — VRCG Enable / Disable Timing

Parameter	Symbol	Min	Max	Unit	Note
V <sub>REF</sub> High Current Mode Enable Time	tVRCG_ENABLE		150	ns	
V <sub>REF</sub> High Current Mode Disable Time	tVRCG_DISABLE		100	ns	

### 7.6.9 V<sub>REF</sub>(CA) Update Timing

In case of VRCG is high current mode: MR16 OP[6]=1<sub>B</sub>, LPDDR5 V<sub>REF</sub>(CA) setting time which update by MRW command is shown in Figure 244.




NOTE 1 VRCG (VREF Current Generator): MR16 OP[6]=1<sub>B</sub>.

NOTE 2 Only DES Command is allowed till tvREFCA\_Short/Long is satisfied.

### Figure 244 — V<sub>REF</sub>(CA) Update Timing: VRCG is High Current Mode

In case of VRCG is Normal operation: MR16 OP[6]=0<sub>B</sub>, LPDDR5 VREF(CA) setting time which update by MRW command is shown in Figure 245.



NOTE 1 VR CG (VREF Current Generator): MR16 OP[6]=0<sub>B</sub>.

NOTE 2 Only DES Command is allowed till tvREFCA\_Weak is satisfied.


**Figure 245 — V<sub>REF</sub>(CA) Update Timing: VRCG is Normal Operation**

**Table 299 — V<sub>REF</sub>(CA) Update Timing AC Timing Table<sup>5</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Notes
			6 7	1 3 3	2 0 0	2 6 7	3 4 4	4 0 0	4 6 7	5 3 3	6 0 0	6 8 8	7 5 0	8 0 0		
VREF(CA) update parameters																
VREF(CA) update timing	tVREFCA_Short	Min	200+0.5tCK												ns	1,2,3
	tVREFCA_Long	Min	250+0.5tCK												ns	1,2,4
	tVREFCA_Weak	Min	1												ms	6
NOTE 1 VREF(CA) update timing depends on value of VREF(CA) setting: MR12 OP[6:0].																
NOTE 2 The value is assumed that VRCG is setting High current mode: MR16 OP[6]=1B.																
NOTE 3 tCK for this timing is the tCK value of the operating frequency when the MRW is issued.																
NOTE 4 VREFCA_Short is for a single step size increment/decrement change in VREF(CA) voltage.																
NOTE 5 VREFCA_Long is for at least 2 step sizes increment/decrement change including up to VREFmin to VREFmax or VREFmax to VREFmin change in VREF(CA) voltage.																
NOTE 6 The value is assumed that VRCG is setting Normal Operation: MR16 OP[6]=0B.																

## 7.6.10 V<sub>REF</sub>(DQ) Update Timing

In case of VRCG is high current mode: MR16 OP[6]=1<sub>B</sub>, LPDDR5 V<sub>REF</sub>(DQ) setting time which update by MRW command is shown in Figure 246.




NOTE 1 VRCG (VREF Current Generator): MR16 OP[6]=1<sub>B</sub>.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 3 The WCK and Data input is prohibited till the  $t_{VREFDQ\_Short/Long}$  period is satisfied.

**Figure 246 — V<sub>REF</sub>(DQ) Update Timing: VRCG is High Current Mode**

In case of VRCG is Normal operation: MR16 OP[6]=0<sub>B</sub>, LPDDR5 V<sub>REF</sub>(DQ) setting time which update by MRW command is shown in Figure 247.



NOTE 1 VRCG (VREF Current Generator): MR16 OP[6]=0<sub>B</sub>.

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 3 The WCK and Data input is prohibited till the  $t_{VREFDQ\_Weak}$  period is satisfied.

**Figure 247 — V<sub>REF</sub>(DQ) Update Timing: VRCG is Normal Operation**

## 7.6.10 VREF(DQ) Update Timing (cont'd)

Table 300 — VREF(DQ) Update Timing AC Timing Table<sup>5</sup>

Item	Symbol	Min/ Max	Data Rate (Mbps)												Unit	Notes
			5	1	1	2	2	3	3	4	4	5	6	6		
			3	0	6	1	7	2	7	2	8	5	0	4		
			3	6	0	3	5	0	3	6	0	0	0	0		
V <sub>REF</sub> (DQ) update parameters																
V <sub>REF</sub> (DQ) update timing	tVREFDQ_Short	Min	200+0.5tCK										ns	1,2,3		
	tVREFDQ_Long	Min	250+0.5tCK										ns	1,2,4		
	tVREFDQ_Weak	Min	1										ms	6		
NOTE 1 V <sub>REF</sub> (DQ) update timing depends on value of V <sub>REF</sub> (DQ) setting: MR14 OP[6:0] and MR15 OP[6:0].																
NOTE 2 The value is assumed that VRCG is setting High current mode: MR16 OP[6]=1 <sub>B</sub> .																
NOTE 3 tCK for this timing is the tCK value of the operating frequency when the MRW is issued.																
NOTE 4 VREFDQ_Short is for a single step size increment/decrement change in V <sub>REF</sub> (DQ) voltage.																
NOTE 5 VREFDQ_Long is for at least 2 step sizes increment/decrement change including up to V <sub>REFmin</sub> to V <sub>REFmax</sub> or V <sub>REFmax</sub> to V <sub>REFmin</sub> change in V <sub>REF</sub> (DQ) voltage.																
NOTE 6 The value is assumed that VRCG is setting Normal Operation: MR16 OP[6]=0 <sub>B</sub> .																

## 7.6.11 Thermal Offset

Because of their tight thermal coupling with the LPDDR5 device, hot spots on an SOC can induce thermal gradients across the LPDDR5 device. As these hot spots may not be located near the device thermal sensor, the devices' temperature compensated self-refresh circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory uses to adjust its TCSR circuit to ensure reliable operation.

This offset is provided through MR13 OP[1:0]. This temperature offset may modify refresh behavior. It will take a max of 200us to have the change reflected in MR4 OP[4:0]. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is larger than 15 degrees C, then self-refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the LPDDR5 memory controller.

## 7.6.12 Temperature Sensor

LPDDR5 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device TOPER may be used to determine whether operating temperature requirements are being met.

LPDDR5 devices shall monitor device temperature and update MR4 according to tTSI. Device temperature status bits shall be no older than tTSI. MR4 will be updated even when device is in self refresh state.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the standard or elevated temperature ranges. For example, TCASE may be above 85 °C when MR4[4:0] equals 'b01001. LPDDR5 devices shall allow for 2° C temperature margin between the point at which the device updates the MR4 value and the point at which the controller reconfigures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4

To assure proper operation using the temperature sensor, applications should consider the following factors:

7.6.12 Temperature Sensor (cont'd)

TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2 °C.

ReadInterval is the time period between MR4 reads from the system.

TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.

SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

$$\text{TempGradient} \times (\text{ReadInterval} + \text{tTSI} + \text{SysRespDelay}) \leq 2\text{ }^{\circ}\text{C}$$

Table 301 — Temperature Sensor

Parameter	Symbol	Max/Min	Value	Unit	Note
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	tTSI	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	

For example, if TempGradient is 10 °C/s and the SysRespDelay is 1 ms: (10 °C/s) x (ReadInterval + 32 ms + 1 ms) ≤ 2 °C. In this case, ReadInterval shall be no greater than 167 ms.




Figure 248 — Temp Sensor Timing



### 7.6.13 Multi-Purpose Command (MPC)

LPDDR5 SDRAM uses the MPC command to issue commands about ZQ calibration and WCK2DQx Interval Oscillator. The MPC command is initiated with CS, and CA[6:0] asserted to the proper state at the crossing points of CK\_t and CK\_c, as defined in Table 201. The MPC command has eight operands (OP[7:0]) that are decoded to execute specific commands in the SDRAM. OP[7] is a special bit that is decoded on the first crossing point of CK\_t and CK\_c of the MPC command.

The MPC command supports the following functions:

- Start WCK2DQI Interval Oscillator
- Stop WCK2DQI Interval Oscillator
- Start WCK2DQO Interval Oscillator
- Stop WCK2DQO Interval Oscillator
- ZQ CAL Start
- ZQ CAL Latch

**Table 302 — MPC Command Definition**

SDRAM COMMAND	DDR COMMAND PINS								CK_t edge	Notes
	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6		
MULTI PURPOSE COMMAND (MPC)	H	L	L	L	L	H	H	OP7	 R1	
	X	OP0	OP1	OP2	OP3	OP4	OP5	OP6	 F1	

**Table 303 — MPC Command Definition for OP[7:0]**

Function	Operand	Data	Notes
Commands	OP[7:0]	10000001 <sub>B</sub> : Start WCK2DQI Interval Oscillator 10000010 <sub>B</sub> : Stop WCK2DQI Interval Oscillator 10000011 <sub>B</sub> : Start WCK2DQO Interval Oscillator 10000100 <sub>B</sub> : Stop WCK2DQO Interval Oscillator 10000101 <sub>B</sub> : ZQ CAL Start 10000110 <sub>B</sub> : ZQ CAL Latch All Others: Reserved	

### 7.6.14 tWCK2DQ Interval Oscillator

As voltage and temperature change on the SDRAM die, the WCK clock tree delay will shift and may require re-training. The LPDDR5-SDRAM includes an internal CK based WCK2DQx Interval Oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The CK based WCK2DQx Interval Oscillator will provide the controller with important information regarding the need to re-train, and the magnitude of potential error in WCK clock tree. In order to provide low power interval oscillator to user, the WCK2DQx Interval Oscillator counts the number of CK cycles, not the number of WCK cycles.

The WCK2DQx Interval Oscillator is started by issuing a MPC [Start WCK2DQI Osc] or MPC [Start WCK2DQO Osc] command with OP[7:0] set as described in 7.6.13, which will start an internal ring oscillator. A counter is implemented to count the number of times a signal propagates through a replica of the WCK clock tree during the established time interval.

The WCK2DQx Interval Oscillator may be stopped by issuing a MPC [Stop WCK2DQI Osc] or MPC [Stop WCK2DQO Osc] command with OP[7:0] set as described in 7.6.13, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR37/MR40 for more information). If MR37 or MR40 is set to automatically stop the WCK2DQx Interval Oscillator, then the MPC [Stop WCK2DQI Osc] or MPC [Stop WCK2DQO Osc] command should not be used (illegal). The MR37 WCK2DQI interval timer run time setting shall not be changed while WCK2DQI Interval Oscillator is running. As with MR37, MR40 WCK2DQO interval timer run time setting shall not be changed while WCK2DQO Interval Oscillator is running. When the WCK2DQx Interval Oscillator is stopped by either method, the result of the oscillator counter for WCK2DQI is automatically stored in MR35 and MR36, and the data for WCK2DQO is also stored in MR38 and MR39.

A new MPC [Start WCK2DQI Osc] or MPC [Start WCK2DQO Osc] command with OP[7:0] can be issued, and the new MPC [Start WCK2DQI Osc] or MPC [Start WCK2DQO Osc] command will reset the stored result in MR35/36 or MR38/39, respectively. If power down or deep sleep mode command is issued while WCK2DQ Interval Oscillator is operating, DRAM will stop operating oscillator. In this case, results stored in MR35/36 or MR38/39 are invalid and shall be ignored.

WCK2DQI Interval Oscillator and WCK2DQO Interval Oscillator cannot be operated simultaneously. After completing WCK2DQI(or WCK2DQO) Interval Oscillator operation, WCK2DQO (or WCK2DQI) Interval Oscillator Start MPC can be issued. To track tWCK2DQx variation of different WCK frequency modes (MR18 OP[3]), user can specify WCK2DQx oscillator for WCK low or high frequency mode via MR19 OP[4]. When operating in WCK low frequency mode (MR18 OP[3]=0<sub>B</sub>), WCK2DQx oscillator for WCK high frequency mode (MR19 OP[4]=1<sub>B</sub>) can be enabled and vice versa.

The controller may adjust the accuracy of the result by running the WCK2DQx Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

$$\text{WCK2DQx Interval Oscillator Granularity Error} = \frac{2 * (\text{WCK2DQx Delay})}{\text{Run Time}}$$

Where:

Run Time = Total time between start and stop commands

WCK2DQ delay = the value of the WCK clock tree delay (tWCK2DQ min/max)



#### 7.6.14 tWCK2DQ Interval Oscillator (Cont'd)

Additional matching error must be included, which is the difference between WCK training circuit and the actual WCK clock tree across voltage and temperature.

Therefore, the total accuracy of the WCK2DQx Interval Oscillator counter is given by:

$$\text{WCK2DQx Interval Oscillator Accuracy} = 1 - \text{Granularity Error} - \text{Matching Error}$$

**Example:** If the total time between start and stop commands is 200 ns, and the maximum WCK clock tree delay is 1600 ps (tWCK2DQO max), then the WCK Oscillator Granularity Error is:

$$\text{WCK2DQx Interval Oscillator Granularity Error} = \frac{2 * (1.6 \text{ ns})}{200 \text{ ns}} = 1.6\%$$

This equates to a granularity timing error of 25.6 ps.

Assuming a circuit Matching Error of 5.5 ps across voltage and temperature, then the accuracy is:

$$\text{WCK2DQx Interval Oscillator Accuracy} = 1 - \frac{25.6 \text{ ps} + 5.5 \text{ ps}}{1600 \text{ ps}} = 98.06\%$$

**Example:** Running the WCK Oscillator for a longer period improves the accuracy. If the total time between start and stop commands is 500 ns, and the maximum WCK clock tree delay is 1600 ps (tWCK2DQO max), then the WCK Oscillator Granularity Error is:

$$\text{WCK2DQx Oscillator Granularity Error} = \frac{2 * (1.6 \text{ ns})}{500 \text{ ns}} = 0.64\%$$

This equates to a granularity timing error of 10 ps.

Assuming a circuit Matching Error of 5.5 ps across voltage and temperature, then the accuracy is:

$$\text{WCK2DQx Oscillator Accuracy} = 1 - \frac{10 \text{ ps} + 5.5 \text{ ps}}{1600 \text{ ps}} = 99.0\%$$

The result of the WCK2DQx Interval Oscillator is defined as the number of CK cycles which reflects WCK Clock Tree Delays that are counted during the run time determined by the controller. The result for WCK2DQI is stored in MR35-OP[7:0] and MR36-OP[7:0], and that for WCK2DQO is also stored in MR38-OP[7:0] and MR39-OP[7:0]. MR35 and MR38 contain the least significant bits (LSB) of the result for WCK2DQI and WCK2DQO, respectively. MR36 and MR39 contain the most significant bits (MSB) of the result for WCK2DQI and WCK2DQO, respectively.

MR35 and MR36 are overwritten by the SDRAM when a MPC-1 [Stop WCK2DQI Osc] command is received. Similarly, for a WCK2DQI stop command, MR38 and MR39 is also overwritten when SDRAM receives MPC-1 [Stop WCK2DQO Osc] command.

The SDRAM counter will count to its maximum value ( $=2^{16}$ ) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest “run time” for the oscillator that will not overflow the counter registers can be calculated as follows:

$$\text{Longest WCK2DQI Run Time Interval} = 2^{16} * t_{\text{WCK2DQ}}(\text{min}) = 2^{16} * 0.3 \text{ ns} = 19.66 \mu\text{s}$$

$$\text{Longest WCK2DQO Run Time Interval} = 2^{16} * t_{\text{WCK2DQ}}(\text{min}) = 2^{16} * 0.65 \text{ ns} = 42.6 \mu\text{s}$$

### 7.6.14.1 Interval Oscillator Matching Error

The interval oscillator matching error is defined as the difference between the WCK training circuit (interval oscillator) and the actual WCK clock tree across voltage and temperature.




Figure 249 — Interval Oscillator Offset\_Temp

- $OSC_{Match\_temp}$ :  $OSC_{Match\_temp} = [tWCK2DQ(T) - tWCKosc(T) - OSC_{offset\_temp}]$
- $tWCKosc(T)$ :  $tWCKosc(T) = \frac{Run\ Time}{2 \times Count}$




Figure 250 — Interval Oscillator Offset\_Volt

- $OSC_{Match\_volt}$ :  $OSC_{Match\_volt} = [tWCK2DQ(V) - tWCKosc(V) - OSC_{offset\_volt}]$
- $tWCKosc(V)$ :  $tWCKosc(V) = \frac{Run\ Time}{2 \times Count}$

#### 7.6.14.1 Interval Oscillator Matching Error (cont'd)

**Table 304 — WCK Oscillator Matching Error Specification for HF Mode<sup>4,7</sup>**

[illegible]


**7.6.14.1 Interval Oscillator Matching Error (cont'd)****Table 305 — WCK Oscillator Matching Error Specification for LF Mode<sup>4</sup>**

Parameter	Symbol	Min	Max	Units	Notes
Write WCK Oscillator Matching Error: Voltage variation	WOSC <sub>Match_volt</sub>	TBD	TBD	ps	1,2,3,5
Write WCK Oscillator Error: Temperature variation	WOSC <sub>Match_temp</sub>	TBD	TBD	ps	1,2,3,5
Write WCK Oscillator Offset: Voltage variation	WOSC <sub>Offset_volt</sub>	TBD	TBD	ps	2,5
Write WCK Oscillator Offset: Temperature variation	WOSC <sub>Offset_temp</sub>	TBD	TBD	ps	2,5
Read WCK Oscillator Matching Error: Voltage variation	ROSC <sub>Match_volt</sub>	TBD	TBD	ps	1,2,3,6
Read WCK Oscillator Error: Temperature variation	ROSC <sub>Match_temp</sub>	TBD	TBD	ps	1,2,3,6
Read WCK Oscillator Offset: Voltage variation	ROSC <sub>Offset_volt</sub>	TBD	TBD	ps	2,6
Read WCK Oscillator Offset: Temperature variation	ROSC <sub>Offset_temp</sub>	TBD	TBD	ps	2,6
<p>NOTE 1 The WOSCmatch or ROSCmatch is the matching error per between the actual WCK and WCK interval oscillator over voltage and temp.</p> <p>NOTE 2 This parameter will be characterized or guaranteed by design.</p> <p>NOTE 3 The input stimulus for tWCK2DQ will be consistent over voltage and temp conditions.</p> <p>NOTE 4 tWCK2DQ(V,T) delay will the average of WCK to DQ delay over the runtime period.</p> <p>NOTE 5 The matching error and offset of WOSC is from WCK2DQI interval oscillator.</p> <p>NOTE 6 The matching error and offset of ROSC is from WCK2DQO interval oscillator.</p>					

## 7.6.14.2 WCK2DQI/O interval Oscillator Readout Timing

### 7.6.14.2.1 WCK2DQI interval Oscillator

WCK2DQI interval Oscillator Stop to its counting value readout timing is shown in Figure 251 and Figure 252.




NOTE 1 The combination of “MPC: Start Oscillator” and “MPC: Stop Oscillator” is as following.  
Start WCK2DQI Interval Oscillator and Stop WCK2DQI Interval Oscillator.

NOTE 2 WCK2DQI interval timer run time: MR37 OP[7:0]=00000000B.

NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 251 — In Case of WCK2DQI Interval Oscillator is Stopped by MPC Command**



NOTE 1 The combination of “MPC: Start Oscillator” and “MPC: Stop Oscillator” is as following.  
Start WCK2DQI Interval Oscillator and Stop WCK2DQI Interval Oscillator.

NOTE 2 WCK2DQI interval timer run time: MR37 OP[7:0] ≠ 00000000B.


NOTE 3 Setting counts of MR37 for WCK2DQI interval Oscillator.

NOTE 4 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 252 — In Case of WCK2DQI Interval Oscillator is Stopped by Interval Timer**


### 7.6.14.2.2 WCK2DQO Interval Oscillator

WCK2DQO interval Oscillator Stop to its counting value readout timing is shown in Figure 253 and Figure 254.



- NOTE 1 The combination of “MPC: Start Oscillator” and “MPC: Stop Oscillator” is as following.  
Start WCK2DQO Interval Oscillator and Stop WCK2DQO Interval Oscillator.
- NOTE 2 WCK2DQO interval timer run time: MR40 OP[7:0]=00000000<sub>B</sub>.
- NOTE 3 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 253 — In Case of WCK2DQO Interval Oscillator is Stopped by MPC Command**




- NOTE 1 The combination of “MPC: Start Oscillator” and “MPC: Stop Oscillator” is as following.  
Start WCK2DQO Interval Oscillator and Stop WCK2DQO Interval Oscillator.
- NOTE 2 WCK2DQO interval timer run time: MR40 OP[7:0] ≠ 00000000<sub>B</sub>.
- NOTE 3 Setting counts of MR40 for WCK2DQO interval Oscillator.
- NOTE 4 DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 254 — In Case of WCK2DQO Interval Oscillator is Stopped by Interval Timer**

### 7.6.14.3 WCK2DQI(O) Interval Oscillator Start/Stop Command Constraints

WCK2DQI/WCK2DQO Interval Oscillator Start/Stop Command Constraints is shown in Figure 255.



- NOTE 1 This parameter applies a following combination.
- MPC Stop WCK2DQI Interval Oscillator to MPC Start WCK2DQO Interval Oscillator.
  - MPC Stop WCK2DQO Interval Oscillator to MPC Start WCK2DQI Interval Oscillator.
  - MPC Stop WCK2DQI Interval Oscillator to MPC Start WCK2DQI Interval Oscillator.
  - MPC Stop WCK2DQO Interval Oscillator to MPC Start WCK2DQO Interval Oscillator.

**Figure 255 — WCK2DQI/WCK2DQO Interval Oscillator Start/Stop Command Constraints Timing**

**Table 306 — WCK2DQI/WCK2DQO Interval Oscillator AC Timing**

Parameter	Symbol	Min/Max	Value	Units	Notes
Delay time from Stop WCK2DQI Interval Oscillator command to Mode Register Readout from MR35/MR36	tOSCODQI	Min	Max(40ns,8nCK)	ns	1
Delay time from Stop WCK2DQO Interval Oscillator command to Mode Register Readout from MR38/MR39	tOSCODQO	Min	Max(40ns,8nCK)	ns	2
Delay time from MPC OSC Stop command to MPC OSC Start command	tOSCINT	Min	Max(40ns,8nCK)	ns	
NOTE 1 Issuing all Mode Register Read (MRR) command except for MR35/MR36 is allowed in tOSCODQI period.					
NOTE 2 Issuing all Mode Register Read (MRR) command except for MR38/MR39 is allowed in tOSCODQO period.					

## 7.7 Specific Features, Reliability, and Power Optimization

### 7.7.1 Dynamic Voltage and Frequency Scaling (DVFS)

LPDDR5 and LPDDR5X SDRAM support Dynamic Voltage and Frequency Scaling (DVFS), which consists of three modes intended to reduce the LPDRAM energy consumption. The three modes are DVFSC (DVFS Core), Enhanced DVFSC (Enhanced DVFS Core) and DVFSQ (DVFS  $V_{DDQ}$ ).

#### 7.7.1.1 DVFSC Mode

LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>) supports only DVFSC mode.

LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>) supports either one in follows as Dynamic Voltage and Frequency Scaling Core.

- a. Either DVFSC mode or Enhanced DVFSC mode.
- b. Both DVFSC mode and Enhanced DVFSC mode

The supporting status of DVFSC/Enhanced DVFSC is indicated on MR41 OP[2:1]

- MR41 OP[2:1]=00<sub>B</sub>: Only DVFSC Mode supported
- MR41 OP[2:1]=01<sub>B</sub>: Only Enhanced DVFSC Mode supported
- MR41 OP[2:1]=10<sub>B</sub>: Both DVFSC and Enhanced DVFSC Mode supported

MR19 OP[1:0]=00<sub>B</sub> or 01<sub>B</sub> is allowed when MR41 OP[2:1]=00<sub>B</sub>.

MR19 OP[1:0]=00<sub>B</sub> or 10<sub>B</sub> is allowed when MR41 OP[2:1]=01<sub>B</sub>.

MR19 OP[1:0]=00<sub>B</sub>, 01<sub>B</sub> or 10<sub>B</sub> is allowed when MR41 OP[2:1]=10<sub>B</sub>.

#### 7.7.1.1.1 Common Parts DVFSC and Enhanced DVFSC

In DVFSC mode and Enhanced DVFSC mode, when enabled by MR19 OP[1:0]=01<sub>B</sub> or 10<sub>B</sub> the LPDDR5/5X SDRAM may operate internal circuitry from either the VDD2H rail or the VDD2L rail. When the memory controller commands a FSP change, the LPDDR5/5X SDRAM may internally switch some internal circuits from one rail to the other. This switching will complete within t<sub>FC</sub>, when normal operation at the new frequency set point may commence. DVFSC/Enhanced DVFSC mode changes are only allowed as part of FSP-OP switching. All banks and SDRAM state shall be in the IDLE state during the DVFSC/Enhanced DVFSC mode changes by FSP-OP switching operation. Changes to DVFSC/Enhanced DVFSC mode by direct programming of MR19 OP[1:0] for the current operating point are illegal.

Application usage of DVFSC/Enhanced DVFSC mode is optional. Systems which will not implement DVFSC/Enhanced DVFSC must supply the specified VDD2H voltage level to both the VDD2H and VDD2L rails of the LPDDR5/5X SDRAM, and must set MR13 OP[7]=1<sub>B</sub> and MR19 OP[1:0]=00<sub>B</sub> at all times.

Figure 257 and Figure 258 illustrate DVFSC high-to-low and low-to-high timing respectively. In these diagrams, commands other than the FSP switch are shown as examples only. For more information on FSP switching refer to 7.6.3.



#### 7.7.1.1.2 DVFSC Mode

Supported data rate of DVFSC mode is from 40Mbps to 1600Mbps.

Some LPDDR5/5X SDRAM operations will take longer to complete when DVFSC mode is enabled: MR19 OP[1:0]=01<sub>B</sub>. The specific value is defined the other sections.

The following items are associated with DVFSC mode enabled.

- Core AC timing
- Read Latency
- nWR
- tRCD
- tWR

#### 7.7.1.1.3 Enhanced DVFSC Mode

Supported data rate of Enhanced DVFSC mode is from 40Mbps to 3200Mbps. And Enhanced DVFSC mode is only supported to LPDDR5X SDRAM.

The Enhanced DVFSC mode is mutually exclusive with the following functions. It means that the following function cannot be enabled or selected when Enhanced DVFSC mode is enabled.

- DVFSC
- Write Link ECC
- Read Link ECC

Whether ODT function for CA/CS/CK/WCK/DQ and NT ODT can be used during Enhanced DVFSC mode is enabled is vendor option.

If MR41 OP[3]=1<sub>B</sub>, enabling ODT and NT-ODT function can be selected each MR for ODT setting, for example MR11 OP[2:0]: DQ ODT, MR11 OP[3]: NT-ODT Enable and MR41 OP[7:5]: NT DQ ODT.

- MR41 OP[3]=0<sub>B</sub>  
Enabling ODT for CA/CS/CK/WCK/DQ and NT-ODT is prohibited if Enhanced DVFSC mode is enabled: MR19 OP[1:0]=10<sub>B</sub>.
- MR41 OP[3]=1<sub>B</sub>  
Enabling ODT for CA/CS/CK/WCK/DQ and NT-ODT is selectable even though Enhanced DVFSC mode is enabled: MR19 OP[1:0]=10<sub>B</sub>.

In Enhanced DVFSC mode, supply voltage for CK/WCK may be changed from non-Enhanced DVFSC mode.

Therefore, WCK2CK leveling result should be dealt with individually for non-Enhanced DVFSC mode and Enhanced DVFSC mode.

It means that if WCK2CK leveling is executed at Enhanced DVFSC mode, the leveling result can be used only at Enhanced DVFSC mode and vice versa.

LPDDR5X SDRAM requires the relaxation of some of AC parameters over LPDDR5 SDRAM to maximize power saving when Enhanced DVFSC mode is enabled: MR19 OP[1:0]=10<sub>B</sub>. The specific value is defined the other sections.

#### **7.7.1.1.3 Enhanced DVFSC Mode (cont'd)**

The following items are associated with Enhanced DVFSC mode enabled.

- Read Latency
- nWR
- tRCD
- tWR
- tRP
- tWTR
- nRBTP/tRBTP
- WCK2CK Synchronization for Read
- Upper limit of VREFDQ setting by MR14 OP[6:0] and MR15 OP[6:0]
- tRFC
- tRFM
- tpbR2pbR
- tWCK2DQI/O\_volt\_HF
- tODTon/off, tODT\_RDon/off
- Pull-Up/Down Driver Characteristics
- ODT Characteristics for Data Bus (If DQ ODT and NT ODT function can be used during Enhanced DVFSC mode is enabled).

#### 7.7.1.1.4 Support Range of DVFSC and Enhanced DVFSC Mode

The range supported by DVFSC and Enhanced DVFSC mode is shown in Figure 256.






Figure 256 — The Frequency Range Supported by DVFSC and Enhanced DVFSC Mode



NOTE 1 All banks shall be in the IDLE state from the FSP-OP Switch command to expiration of tFC.

Figure 257 — DVFSC High (VDD2H) to Low (VDD2L) Transition

7.7.1.1.4 Support Range of DVFSC and Enhanced DVFSC Mode (cont'd)



NOTE 1 All banks shall be in the IDLE state from the FSP-OP Switch command to expiration of tFC.

Figure 258 — DVFSC Low (VDD2L) to High (VDD2H) Transition




Figure 259 — Example DVFSC/Enhanced DVFSC Block Diagram

### 7.7.1.2 DVFSQ Mode

LPDDR5 devices can allow the  $V_{DDQ}$  to be ramped during operation including Read/Write transactions. Exact speeds and levels are to be determined by the system builder according to the limits specified in this standard, their own system limitations, and at their own risk. Some guidelines are:


If operation of the LPDRAM will be halted during the  $V_{DDQ}$  voltage ramp

1. The device must be placed in power-down mode or CS held low until the voltage ramp is complete
2. Re-calibration is recommended before high-speed operation at  $V_{ddq}=0.5$  V nominal after ramping the  $V_{ddQ}$  level
3. FSP change to appropriate new settings should occur before operation at the new level

If operation of the LPDRAM during the  $V_{DDQ}$  voltage ramp is intended

1. The LPDRAM should be operated at settings and speeds suitable for the lowest  $V_{DDQ}$  level
2. Operation with ODT disabled is highly recommended, and generally required for  $V_{DDQ}$  levels below 0.5 V nominal
3. The  $V_{DDQ}$  voltage ramp should always be equal or slower than the specified limits
4. Recommended to set VRCG enabled to ensure internal  $V_{ref}$  tracking of the changing  $V_{DDQ}$  level
5. Re-calibration is recommended before high-speed operation at  $V_{ddq}=0.5$ v nominal after ramping the  $V_{ddQ}$  level
6. FSP change to appropriate new settings should occur before higher-speed operation at the new level

### 7.7.1.2.1 DVFSQ High-to-Low Transition




An example DVFSQ high-to-low transition sequence is:

1. Operating at high speed with VddQ=0.5v nominal
2. FSP switch from high frequency to a low frequency suitable for non-ODT operation; enable VRCG
3. Wait tFC (stall traffic)
4. Issue MRW MR16 – set VRCG = 0
5. Wait tVRCG\_DISABLE (stall traffic)
6. Issue MRW MR28 – ZQ reset OP[0] = 1 to set default ZQ strength to meet VDDQ = 0.3V operation
7. Wait tZQRESET without ZQ latch
8. Issue MRW MR28 – set ZQ Stop=1 to disable background calibration
9. Wait tZQSTOP
10. Enter DVFSQ (reduce VddQ below 0.5v nominal)
11. Continue operation with reduced VddQ

Background ZQ Calibration mode is assumed. Refer to 4.2.1 for details and options related to ZQ requirements.

**Figure 260 —DVFSQ High (VDDQ) to Low Transition Flow Chart**



**NOTE 1** ZQ Latch is not allowed after ZQ Reset during DVFSQ mode. Therefore, exiting DVFSQ mode is required to execute ZQ Latch. Refer to section 4.2.1 ZQ Calibration for detail.

**Figure 261 — DVFSQ High (VDDQ) to Low Transition Timing**

### 7.7.1.2.2 DVFSQ Low-to-High Transition without VRCG during VddQ Ramp

An example DVFSQ low-to-high transition sequence is:

1. Operating at low speed with VddQ<0.5 V nominal
2. Ramp VddQ up to 0.5 V nominal
3. Issue MRW MR28 – set ZQ Stop=0 to enable background calibration
4. Wait tZQCALx
5. FSP switch from low frequency to high frequency and VRCG enabled
6. Wait tFC (stall traffic)
7. Issue MRW 16 to disable VRCG
8. Wait tVRCG\_DISABLE (stall traffic)
9. Begin high-speed operation with VddQ=0.5 V nominal




Figure 262 — DVFSQ Low (VDDQ) to High (VDDQ) Transition Flow Chart without VRCG

7.7.1.2.2 DVFSQ Low-to-High Transition without VRCG during VddQ Ramp (cont'd)




Figure 263 — DVFSQ Low (VDDQ) to High Transition Timing without VRCG during VddQ Ramp



### 7.7.1.2.3 DVFSQ Low-to-High Transition with VRCG

Enabling VRCG before a VDDQ level transition allows the VREF circuits to accurately track during higher VDDQ slew rates, as shown in Table 307. An example DVFSQ low-to-high transition sequence including use of VRCG mode is:

1. Operating at low speed with VddQ<0.5 V nominal
2. Enable VRCG
3. Wait tVRCG\_enable (stall traffic)
4. Ramp VddQ up to 0.5v nominal
5. Issue MRW MR28 – set ZQ Stop=0 to enable background calibration
6. Wait tZQCALx
7. FSP switch from low frequency to high frequency
8. Wait tFC (stall traffic)
9. Disable VRCG
10. Wait tVRCG\_disable (continue stall traffic)
11. Begin high-speed operation with VddQ=0.5 V nominal




Figure 264 — DVFSQ Low (VDDQ) to High (VDDQ) Transition Flow Chart with VRCG




Figure 265 — DVFSQ Low (VDDQ) to High Transition with VRCG

In DVFSQ Mode, the V<sub>DDQ</sub> voltage ramp must conform to the limits in Table 307.

### 7.7.1.2.3 DVFSQ Low-to-High Transition with VRCG (cont'd)

Table 307 — V<sub>DDQ</sub> Ramp Rates

Parameter	Symbol	Max/Min	Value	Units
V <sub>DDQ</sub> Slew Rate, VRCG Enabled	VDQSR1	Max	20	mV/μs
V <sub>DDQ</sub> Slew Rate, VRCG Disabled	VDQSR2	Max	4.8	mV/μs

## 7.7.2 Data Copy Low Power Function

LPDDR5 device can support a data copy low power function to reduce LPDDR5 IO and core power (IDD4W, IDD4R) consumption by utilizing data pattern repeatability per 8Byte data copy granularity. If LPDDR5 device support the data copy function (MR21 OP[0]= 1<sub>B</sub> (WDCFS, WRITE Data Copy Function Supported) and/or MR21 OP[1]= 1<sub>B</sub> (RDCFS, READ Data Copy Function Supported)), users may enable the data copy function by MR21 programming (MR21 OP[4]=1<sub>B</sub> (WDCFE, WRITE Data Copy Function Enable) and/or MR21 OP[5]=1<sub>B</sub> (RDCFE, READ Data Copy Function Enable)). The LPDDR5 Data Copy Low Power function is only valid to normal Write and Read operations with the same AC timing conditions. Read latency may increase per Read Data Copy Function enabled (MR21 OP[5]=1<sub>B</sub>). Refer to LPDDR5 Read latency tables.

### 7.7.2.1 Write Data Copy Function

LPDDR5 Write data copy function is applied to each 8 Byte data granularity per DQ byte, if LPDDR5 device supports the WRITE data copy function (MR21 OP[0]= 1<sub>B</sub> (WDCFS, WRITE Data Copy Function Supported)) and the WRITE data copy function is enabled by MR21 programming (MR21 OP[4]=1<sub>B</sub> (WDCFE, WRITE Data Copy Function Enable)). Whenever any data pattern is repeated over 8Byte data, only the reference data (Reference Data 0-7 in Figure 266) is transferred through one DQ link (DQ0 for a lower DQ byte, DQ8 for an upper DQ byte) per DQ byte from a host to a LPDDR5 device. LPDDR5 device recovers the original 8Byte data by copying the reference data to other 7 DQ data during LPDDR5 device's internal Write operation. Figure 266 illustrates data copy granularity and reference data configuration per X16 channel (BL32).




Figure 266 — Data Copy Granularity and Reference Data Configuration in BL32

### 7.7.2.1 Write Data Copy Function (cont'd)

Each reference data can be any data pattern (i.e., 256 data patterns) and there is no dependence between reference data. Refer to Table 308 for reference data S[7:0] bit mapping details.

**Table 308 — Reference Data S[7:0] Bit Mapping<sup>1</sup>**

[illegible]


### 7.7.2.1 Write Data Copy Function (cont'd)

CAS command delivers Write data copy hit or miss information to LPDDR5 devices with 4bit operands (DC0 – DC3, refer to Table 201).

**Table 309 — Write Data Copy Hit or Miss Operands (DC0 – DC3) of CAS Command**

Write Data Copy Operand of CAS Command	Description	Notes
DC0	0B: Write data copy miss (normal Write) 1B: Write data copy hit (reference byte through DQ0 and DQ8)	1
DC1	0B: Write data copy miss (normal Write) 1B: Write data copy hit (reference byte through DQ0 and DQ8)	2
DC2	0B: Write data copy miss (normal Write) 1B: Write data copy hit (reference byte through DQ0 and DQ8)	3, 5
DC3	0B: Write data copy miss (normal Write) 1B: Write data copy hit (reference byte through DQ0 and DQ8)	4, 5
NOTE 1 DC0 is applied to the first 8 beats of BL16 or BL32.		
NOTE 2 DC1 is applied to the second 8 beats of BL16 or BL32.		
NOTE 3 DC2 is applied to the third 8 beats of BL32.		
NOTE 4 DC3 is applied to the fourth 8 beats of BL32.		
NOTE 5 DC2 and DC3 are “don’t care” in case of BL16.		

Figure 267 shows an example of Write Data Copy function timing diagram in case of a CAS command with DC0=1B, DC1=0B, DC2=1B and DC3=0B.



NOTE 1 WCK:CK = 4:1, BL32, ODT on

NOTE 2 CAS command with DC0=1B, DC1=0B, DC2=1B and DC3=0B

**Figure 267 — Example of Write Data Copy Function Timing Diagram**

### 7.7.2.2 Read Data Copy Function


LPDDR5 Read data copy function is applied to each 8 Byte data granularity per DQ byte, if LPDDR5 device supports the READ data copy function (MR21 OP[1]= 1<sub>B</sub> (RDCFS, READ Data Copy Function Supported)) and the READ data copy function is enabled by MR21 programming (MR21 OP[5]=1<sub>B</sub> (RDCFE, READ Data Copy Function Enable)). LPDDR5 device may include an internal data comparator logic to determine any data pattern repeatability per 8Byte read data during Read operations. If any data pattern repeatability over 8Byte read data is found, LPDDR5 device returns a reference data S[7:0] through one DQ link (DQ0 for a lower DQ byte, DQ8 for an upper DQ byte) per DQ byte and a Read data copy hit or miss flag bit through a DM pin (DM0 for a lower DQ byte, DM1 for an upper DQ byte) to a host system. Read reference data S[7:0] bit mapping is same as Write data copy operation. (Refer to Table 308). LPDDR5 device shall drive other DQs (DQ[7:1] in a lower DQ byte, DQ[15:9] in an upper DQ byte) in 8 Byte data granularity to LOW in case of the Read data copy hit.

**Table 310 — Read Data Copy Hit or Miss Flag Bits in a DM Pin**

DM Burst Data	Description	Notes
1 <sup>st</sup> beat of DM burst data (DM-0)	0B: Read data copy miss (normal Read) 1B: Read data copy hit (reference byte through DQ0 (or DQ8))	1
9 <sup>th</sup> beat of DM burst data (DM-8)	0B: Read data copy miss (normal Read) 1B: Read data copy hit (reference byte through DQ0 (or DQ8))	2
17 <sup>th</sup> beat of DM burst data (DM-16)	0B: Read data copy miss (normal Read) 1B: Read data copy hit (reference byte through DQ0 (or DQ8))	3
25 <sup>th</sup> beat of DM burst data (DM-24)	0B: Read data copy miss (normal Read) 1B: Read data copy hit (reference byte through DQ0 (or DQ8))	4
NOTE 1 DM-0 is a read data copy hit or miss flag bit applied to the first 8 beats of BL16 or BL32. NOTE 2 DM-8 is a read data copy hit or miss flag bit applied to the second 8 beats of BL16 or BL32. NOTE 3 DM-16 is a read data copy hit or miss flag bit applied to the third 8 beats of BL32 only. NOTE 4 DM-24 is a read data copy hit or miss flag bit applied to the fourth 8 beats of BL32 only.		

### 7.7.2.1 Write Data Copy Function (Cont'd)

Figure 268 shows an example of Read Data Copy function timing diagram in case of mixed read data copy hit and miss.



NOTE 1 WCK:CK = 4:1, BL32, ODT on.

NOTE 2 DM0 for a lower byte: DM0-0= 1B, DM0-8= 0B, DM0-16= 1B, DM0-24= 0B

NOTE 3 DM1 for an upper byte: DM1-0= 1B, DM1-8= 1B, DM1-16= 0B, DM1-24= 0B

Figure 268 — Example of Read Data Copy Function Timing Diagram

### 7.7.2.3 Read Data Copy Function with Read DBI Enable

LPDDR5 device supports a Data Bus Inversion function in Read operations. The Read data copy hit/miss flag bits can share a DM pin signal with Read DBI bits in case of both functions enabled. If LPDDR5 device supports the READ data copy function (MR21 OP[1]= 1<sub>B</sub> (RDCFS, READ Data Copy Function Supported)) and the READ data copy function is enabled by MR21 programming (MR21 OP[5]=1<sub>B</sub> (RDCFE, READ Data Copy Function Enable)) and the Read DBI function is enabled by MR3 programming (MR3 OP[6]=1<sub>B</sub>, DBI-RD, Read-DBI\_DC Enable), LPDDR5 device drives other DQs (DQ[7:1] in a lower DQ byte, DQ[15:9] in an upper DQ byte) to specific data pattern at 1<sup>st</sup> and 9<sup>th</sup> beat of data burst (BL16) or at 1<sup>st</sup>, 9<sup>th</sup>, 17<sup>th</sup> and 25<sup>th</sup> beat of data burst data (BL32). When the number of “1” data bits within other DQs at 1<sup>st</sup> and 9<sup>th</sup> beat of data burst (BL16) or at 1<sup>st</sup>, 9<sup>th</sup>, 17<sup>th</sup>, and 25<sup>th</sup> beat of data burst data (BL32), is greater than four, the corresponding DM bit is the Read data copy flag bit. Otherwise, the corresponding DM bit is the Read DBI bit.

### 7.7.3 Write X Operation

An LPDDR5 memory system may reduce power in write operation of repeated data pattern utilizing Write X function. Write X function is an optional feature in LPDDR5 device, and the LPDDR5 controller is able to detect its supportability by mode register read of MR21 OP[2]. If the MRR result of MR21 OP[2]=1<sub>B</sub>, the controller can enable Write X function by setting MR21 OP[6] = 1<sub>B</sub> by MRW command. A write X command consists of a CAS command and following write command with column address. The CAS command with DC0=0, DC1=0, DC2=0, DC3=0, WRX=H, WXSA=H or L and WXSb=H or L with following write command initiates write X command with either 1's or 0's data write at corresponding column address. Programming the Write X Steering bits controls the pattern at a byte level control via the command.

WXSA [CA5:F1] = H informs the SDRAM that the first byte pattern DQ[7:0] will be all 1's, while programming WXSA [CA5:F1]=L informs the SDRAM that the first byte pattern DQ[7:0] pattern will be all 0's.

WXSb [CA6:F1] = H informs the SDRAM that the second byte pattern DQ[15:8] will be all 1's, while programming WXSb[CA6:F1]=L informs the SDRAM that the second byte pattern DQ[15:8] pattern will be all 0's.

If MR setting is MR21 OP[2]=1<sub>B</sub> and MR21 OP[7]=0<sub>B</sub>, SDRAM supports that 'Data to be written is "0" only'. In this case WXSA[CA5:F1] and WXSb[CA6:F1] should be fixed as 'Low'.


**Table 311 — CAS Command with Write X (Zero) Enable Bits**

Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CK
CAS	H	L	L	H	H	V	V	V	R1
	X	DC0=0	DC1=0	DC2=0	DC3=0	WRX	WXSA	WXSb	F1

The write X enable bits in Table 311 are non-sticky bits. After CAS command with write X enabled is issued, followed write commands perform write X. WXSA[CA5:F1] & WXSb[CA6:F1] are only valid when WRX=H. Byte-mode case, WXSA[CA5:F1] is only valid to a lower byte device and WXSb[CA6:F1] is only valid to the upper byte device. If MR21 OP[7]=0<sub>B</sub> (Data to be written “0” only), WXSA[CA5:F1] and WXSb[CA6:F1] should be “Low”.


The Write X function can be operated to an activated bank without WCK2CK sync and data input to SDRAM's DQ pins. In this case the input of WCK\_t/c is required to be valid and compliment level after tWR2WCK from Write command. For example, WCK\_t to High and WCK\_c to low and vice versa. Additionally, the toggling input to WCK\_t/c is possible too, and the toggling input does not transfer to SDRAM internal WCK clock tree at non WCK2CK sync state, hence the power consumption is smaller than Write operation during WCK2CK sync state. Figure 269 shows write X operation without WCK clock. Although write X operation does not require WCK or DQ operation, SDRAM internal write operation occurs at same timing as normal write operation. Therefore, all core timing parameters of write command in 7.4.7.1 also apply to write X command.

### 7.7.3 Write X Operation (cont'd)



- NOTE 1 CAS Sync command is inhibited until T<sub>a8</sub>.  
 NOTE 2 CAS Sync command can be issued after T<sub>a9</sub> (T<sub>a9</sub> is included).  
 NOTE 3 tWCKPST=2.5nWCK, RD(tWCKPST/tCK)=0.  
 NOTE 4. The CAS Sync command input timing is applied the same timing as Write command w/o Write X, see 7.4.7.3.

**Figure 269 — Write X Timing at Sync Off: BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**




- NOTE 1 Write w/ write X timing follows Write w/o Write X timing.

**Figure 270 — Consecutive Write and Write X Timing at Sync Off: BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**



### 7.7.3 Write X Operation (cont'd)

An LPDDR5 SDRAM controller is allowed to issue Write X command in WCK2CK sync'd state. However, SDRAM is not able to turn off WCK buffer in this case, reducing the power saving amount of write X. Like normal write command, write X command extends WCK2CK sync state, as shown in Figure 271.




NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.

NOTE 2 Write w/ Write X timing follows Write w/o Write X timing.

**Figure 271 — Consecutive Write and Write X Timing at Sync: BG Mode, CKR (WCK vs. CK) = 4:1, BL=16**

The WCK2CK SYNC Off Timing Definition applied Write X command. Figure 272 shows a case where WCK2CK synchronization is continued by the Write X command, and Figure 273 shows a case where it does not continue.



NOTE 1  $t_{WCK2CK}$  is 0ps in this instance.

NOTE 2 The end of both WL and  $t_{WCKPRE\_Toggle\_WR}$  are the same timing in this instance.


NOTE 3 Write w/ write X command can be issued until  $T_{c4}$ .

NOTE 4  $t_{WCKPST}=2.5nWCK$ ,  $RD(t_{WCKPST}/t_{CK})=0$ .

**Figure 272 — Write with Write X Issuing Timing at Sync State**

7.7.3 Write X Operation (cont'd)

The issuing CAS\_WRX command timing is respected the constraint of CAS Sync command after WCK2CK sync is expired in order to the command scheduling becomes easy. For example, issuing CAS\_WRX command is inhibited on Tc4 in Figure 273.



- NOTE 1 tWCK2CK is 0ps in this instance.  
NOTE 2 The end of both WL and tWCKPRE\_Toggle\_WR are the same timing in this instance.  
NOTE 3 WCK2CK sync is expired on Tc4.  
NOTE 4 CAS\_WRX command is inhibited on Tc4.  
NOTE 5 CAS\_WRX command can be issued after Tc5 (Tc5 is included).  
NOTE 4 tWCKPST=2.5nWCK, RD(tWCKPST/tCK)=0.

Figure 273 — CAS\_WRX Command Timing after WCK2CK Sync State is Expired

Table 312 — AC Timing

Parameter	Symbol	Min/Max	Value	Unit	Notes
Valid WCK Requirement after Write w/ Write X	tWR2WCK	Max	1.25	ns	-

## 7.7.4 Post Package Repair (PPR)

The repair process is irrevocable so great care should be exercised when using. At Post Package Repair, the fail row address to fix is required to designate using 8B mode addressing. With PPR, LPDDR5 SDRAM can correct 1 Row per bank. When PPR is executed in the BG or 16B mode, refer to the address mapping tables in 2.2.3. The controller should prevent unintended PPR mode entry and repair.

The availability of PPR for each bank [7:0] is readable via MR29 OP[7:0] respectively.

**Table 313 — MR29 OP[7:0] Register Information**

Function	Register Type	Operand	Data	Notes
PPR Resource Bank 0	Read-only	MR29 OP[0]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	
PPR Resource Bank 1		MR29 OP[1]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	
PPR Resource Bank 2		MR29 OP[2]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	
PPR Resource Bank 3		MR29 OP[3]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	
PPR Resource Bank 4		MR29 OP[4]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	
PPR Resource Bank 5		MR29 OP[5]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	
PPR Resource Bank 6		MR29 OP[6]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	
PPR Resource Bank 7		MR29 OP[7]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	

The “bank address” is specified by CA[0:2] during the Activate command and is valid for a single PPR sequence. Valid combination for 8B mode includes CA[0:2]=000<sub>B</sub>, 001<sub>B</sub>, 010<sub>B</sub>, 011<sub>B</sub>, 100<sub>B</sub>, 101<sub>B</sub>, 110<sub>B</sub>, and 111<sub>B</sub>. And CA[3] is required to be V (valid).


The BG/Bank address mapping on PPR is shown in Table 314.

**Table 314 — Combination of PPR Resource for CA Input**

CA Input at ACT Command				8B Mode	BG Mode		16B Mode
CA0	CA1	CA2	CA3	Bank	BG	Bank	Bank
0	0	0	V	0	0,2	0	0,8
1	0	0	V	1	0,2	1	1,9
0	1	0	V	2	0,2	2	2,10
1	1	0	V	3	0,2	3	3,11
0	0	1	V	4	1,3	0	4,12
1	0	1	V	5	1,3	1	5,13
0	1	1	V	6	1,3	2	6,14
1	1	1	V	7	1,3	3	7,15

### 7.7.4.1 Guard Key Protection

Entry into PPR is protected through a sequential MRS guard key to prevent unintentional PPR programming. The PPR guard key requires a sequence of four MRW commands to be issued immediately after entering PPR, as shown in Figure 274. The guard key sequence is entered in the specified order as stated below and shown in Table 315. Any interruptions of the guard key sequence by other MRW/MRR commands or non-MR commands such as ACT, WR, RD, REFab, and REFpb are not allowed. Since interruption of the guard key entry is not allowed, if the guard key is not entered in the required order or is interrupted by other commands intentionally, it should be asserted Reset<sub>n</sub>, followed immediately by the reset and initialization procedure. If the guard key is not entered in the required order or an incorrect guard key is entered unintentionally, the SDRAM will capture the wrong guard key and PPR mode will not execute. Even in this case, asserting Reset<sub>n</sub>, and then doing the reset and initialization procedure is required at the end of PPR procedure. The SDRAM does not provide an error indication if an incorrect PPR guard key sequence is entered.



NOTE 1 Only DES commands are allowed during tMRD.

Figure 274 — Guard Key Timing Diagram

Table 315 — Guard Key Encoding for MR42

Command	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR42 Seq1	1	1	0	0	1	1	1	1
MR42 Seq2	0	1	1	1	0	0	1	1
MR42 Seq3	1	0	1	1	1	0	1	1
MR42 Seq4	0	0	1	1	1	0	1	1

### 7.7.4.2 PPR Fail Row Address Repair


Once PPR mode is entered by setting MR41 OP[4]=1 (enable) and issuing the guard key sequence, the ACT command is used to transmit the bank and row address of the row to be repaired in SDRAM. The specific steps of PPR are as follows.

The following is procedure of PPR.

1. Before entering PPR mode, All banks are required to be Precharged and idle state and WCK Sync. is expired, or WCK Sync. is off intentionally.
2. Enable PPR using MR41 OP[4]=1 and wait tMRD.
3. Issue the guard key as four consecutive MR42 OP[7:0] MRW commands each with a unique address field OP[7:0]. Each MRW command should be spaced by tMRD.
4. Issue an ACT command with the Bank Group, Bank and Row fail address.
5. Wait tPGM to allow the SDRAM to repair target Row Address internally then issue PRE.
6. Wait tPGM\_Exit after PRE which allows the SDRAM to recognize repaired Row address RAn.
7. Exit PPR by setting MR41 OP[4]=0 and wait tPGMPST.
8. Assert Reset\_n, and then do the reset and initialization procedure.
9. In more than one fail address repair case, Repeat Steps 2 to 8

After entering PPR mode, do not deviate from the above-mentioned procedure. It is prohibited to insert any other command except DES between step 3 and step 8. The PPR procedure is required to be performed at a clock frequency of 800 MHz or less, the frequency for PPR mode is defined as tCKPGM.

Once PPR mode is exited, the controller can verify that the target row was repaired by writing data into the target row and reading it back after reset and initialization procedure.



- NOTE 1 With one PPR command, only one row can be repaired at one time per die.  
 NOTE 2 RESET is required at the end of every PPR procedure.  
 NOTE 3 During PPR, memory contents are not refreshed and may be lost.  
 NOTE 4 Assert Reset\_n: Refer to 4.1 for details on reset, power-up, initialization and power-off procedures.

Figure 275 — PPR Timing

Table 316 — PPR Timing Parameters

Parameter	Symbol	Min	Max	Unit	Notes
PPR Programming Clock	tCKPGM	1.25	200	ns	
PPR Programming Time	tPGM	2000	-	ms	
PPR Exit Time	tPGM Exit	15	-	ns	
New Address Setting time	tPGMPST	500	-	μs	

## 7.7.5 Refresh Management Command

### 7.7.5.1 Refresh Management Command Definition

Periods of high LPDDR5 SDRAM activity may require additional REFRESH commands to protect the integrity of the SDRAM data. LPDDR5 devices that require additional activity based refreshes include support for an Activation-based refresh management (RFM) command. The LPDRAM will indicate the requirement for additional Refresh Management (RFM) by setting read only MR27 opcode bit 0 (Table 121). OP[0]=0 indicates no additional refresh management is needed beyond the requirement in the Refresh section of the specification. OP[0]=1 indicates additional LPDRAM refresh management is required.

A suggested implementation of Refresh Management by the controller monitors ACT commands issued per bank to the LPDRAM. This activity can be monitored as a Rolling Accumulated ACT (RAA) count. Each ACT command will increment the RAA count by 1 for the individual bank receiving the ACT command.

When the RAA counter reaches a DRAM vendor-specified Initial Management Threshold (RAAIMT), which is set by the DRAM vendor in the read only MR27 opcode bits 5:1 (Table 121), additional LPDRAM refresh management may be required. Executing the Refresh Management (RFM) command allows additional time for the LPDRAM to manage refresh internally. The RFM operation can be initiated to all banks on the LPDRAM with the RFMab command, or to a single bank with the RFMpb command.

The RFM command bits are the same as the REF command, except for CA3. If the Refresh Management Required bit is “0”, (MR27 OP[0]=0), the state of CA3 will be ignored. If the Refresh Management Required bit is “1”, (MR27 OP[0]=1), CA3=“L” executes the REF command and CA3=“H” executes either a RFMab command if CA6=“H” or a RFMpb command if CA6=“L”.

When an RFM command is issued to the LPDRAM, the RAA counter in any bank receiving the command can be decremented. The decrease in RAA count for an RFM command is determined by the RAAIMT multiplier value RAADEC, set by MR57 OP[1:0], as shown in Table 182. Issuing a RFMab command allows the RAA count in all banks to be decremented by the RAAIMT multiplied by the RAADEC value. Issuing an RFMpb command with BA[1:0] and either BA[2] or BG[0] allows the RAA count only for the bank specified by BA[1:0] and either BA[2] or BG[0] (depending on bank organization) to be decremented by RAAIMT \* RAADEC.

The RAA counter can only be decremented to a minimum RAA value of 0. No negative RAA value, or “pull-in” of RFM commands, is allowed.

RFM commands are allowed to accumulate or “postpone”, but the RAA counter shall never exceed the vendor specified RAA Maximum Management Threshold (RAAMMT), which is determined by multiplying the RAAIMT value by the RAAMULT value set by the DRAM vendor in read only MR27 OP[7:6] (Table 121). If the RAA counter for a bank reaches RAAMMT, the host shall not issue additional ACT commands to that LPDRAM bank until one or more REF or RFM commands have been issued to reduce the RAA counter below the maximum value.

RFM command scheduling are defined in command constraint table see Table 321 and Table 322.

### 7.7.5.1 Refresh Management Command Definition (cont'd)

An RFM command does not replace the requirement for the controller to issue periodic REF commands to the LPDRAM. The RFM commands are supplemental time for the LPDRAM to manage refresh internally. Issuing a REF command allows the RAA counter to be decremented by RAAIMT for the bank or banks being refreshed. Hence, any periodic REF command issued to the LPDRAM allows the RAA counter of the banks being refreshed to be decremented by the RAAIMT value. This would nominally occur once every tREFIe. Issuing a REFab command allows the RAA count in all banks to be decremented. Issuing a REFpb command with a bank address allows the RAA count only with that bank address to be decremented. No decrement to the RAA count values is allowed for entering/exiting Self Refresh. The per bank count values before Self Refresh is entered will be the same upon Self Refresh exit.

Issuing an RFM command also allows decrementing of the RAA counter.

Devices which require Refresh Management may not require RFM at every refresh rate multiplier. The Refresh Management Threshold value RFMTH defines a refresh interval (tREFIe) above which Refresh Management is required. RFMTH is determined by the equation:

$$\text{RFMTH} = \text{RAAIMT} * \text{tRC absolute min}$$

Maximum interval between two REFab without RFM requirement is defined with following formula “ $\text{tREFIe} \leq \text{RFMTH}$ ”. When RFMTH is equal to or longer than tREFIe Interval between two REFab defined in Table 239 “REFRESH Command Timing Constraints”, no RFM command is required even using max pull-in and postpone.

Operation at any refresh rate slower (i.e. longer tREFIe) than that indicated by RFMTH requires RFM to ensure integrity of data stored in the LPDRAM. Operation at the tREFIe indicated by RFMTH, or operation at any higher refresh rate (i.e. shorter tREFIe) is exempt from RFM requirements regardless of any RAA count value.

A controller Refresh Management implementation may also monitor ACT commands issued on a Single-Bank basis when allowed by the LPDRAM. Because monitoring by Single-Banks does not change the management threshold values, this can reduce the performance impact by reducing the number of required RFM commands when row accesses are distributed among Single-Banks. LPDRAM support for Single-Bank monitoring, and the number of Single-Banks supported, is indicated by MR57 OP[3:2] RFMSB. If Single-Bank monitoring is implemented by the memory controller, the corresponding MR57 OP[5:4] RFMSBC bits shall be set as shown in Table 182. It is illegal to program RFMSBC to a value higher than indicated by RFMSB.

When MR57 OP[3:2]=01<sub>B</sub>, the monitoring of ACT commands may be performed by individual Single-Bank. Decrementing of the RAA counter for each Single-Bank region follows the same rules as decrementing the RAA counter on a per-bank basis. When RAA is tracked on a per-Single-Bank basis, RFM commands must include the appropriate SB0 bit to inform the DRAM which Single-Bank requires the additional Refresh Management. When an RFMpb command is issued and Single-Bank management is enabled (i.e. MR57 OP[5:4] = 01<sub>B</sub>), the command will apply to the Single-Bank indicated by the SB0 bit states for each of the eight Refresh banks. That is, the RAA counter may be decremented for the same Single-Bank in each of the eight Refresh banks for an RFMpb command. If the RAA counter for any Single-Bank region within a bank reaches RAAMMT, no additional ACT commands are allowed to that LPDRAM bank until one or more REF or RFM commands have been issued to reduce the RAA counter below the maximum value for all Single-Bank regions. Some examples of Single-Bank RAA count behavior are shown in Table 319.

Single-Bank usage and RAA counter configuration for each bank organization.

### 7.7.5.1.1 BG Mode and 16B Mode

Number of RAA counter and SB0 are defined in Table 317.

**Table 317 — BG Mode and 16b Mode SB0 Definition**

RAA Counter in SoC	RAA Granularity per Ch per Rank	RFM Operation	Refresh Command Operands
One RAA Counter per two banks	1 of 8	Two banks RFM operation	BA0, BA1, BG0: Valid SB0: high or low
One RAA Counter per one bank	1 of 16	One bank RFM operation	BA0, BA1, BG0, SB0: Valid

**Table 318 — BG Mode and 16B Mode Bank Address and Single-Bank Relationship when MR57 OP[5:4]=01<sub>B</sub>**

BG mode Active operation	BA0	BA1	BG0	BG1
16B mode Active operation	BA0	BA1	BA2	BA3
RFM operation	BA0	BA1	BG0	SB0

### 7.7.5.1.2 8B Mode

Single-Bank is not supported for 8B mode.



### 7.7.5.1.3 Refresh Management Examples

Tables 315–318 provide some operation examples to aid in understanding of the Refresh Management function. Values shown are hypothetical and may not represent values from any actual LPDDR5 SDRAM device now or in the future.

**Table 319 — RFM Operation Examples (No Single Bank Mode)**

Device-Specific RFM Requirements					Current Device State		Operating Requirements
RAAIMT	RAAMULT	RAADEC	RFMSB	RFMTH	tREFIe	RAA	
160	4x	2x	00b	9600 ns (160*60 ns)	7.8 µs	120	No additional commands required, RAA<RAAIMT and tREFIe≤RFMTH
160	4x	2x	00b	9600 ns	7.8 µs	500	No additional commands required, tREFIe≤RFMTH
160	4x	2x	00b	9600 ns	15.6 µs	120	No additional commands required, RAA<RAAIMT
160	4x	2x	00b	9600 ns	15.6 µs	500	No additional commands required immediately since RAA<RAAMMT, but RAA is approaching RAAMMT so one or more RFM commands to this bank are recommended to prevent interruption of operation
160	4x	2x	00b	9600 ns	15.6 µs	640	RFM or REF command to this bank required before any activate command to this bank is legal, since RAA=RAAMMT. Issuing one RFMpb or RFMab command will reduce RAA to 320 since RAADEC=2x. Issuing one REFpb or REFab command will reduce RAA to 480.
120	4x	1.5x	00b	7200 ns	7.8 µs	480	RFM or REF command to this bank required before any activate command to this bank is legal, since RAA=RAAMMT. Issuing one RFMpb or RFMab command will reduce RAA to 300 since RAADEC=1.5x. Issuing one REFpb or REFab command will reduce RAA to 360.

### 7.7.5.1.3 Refresh Management Examples (cont'd)

Table 320 — RFM Operation Examples (Single Bank Mode)

Device-Specific RFM Requirements					Device-Specific RFM Requirements		Device-Specific RFM Requirements
RAAIMT	RAAMULT	RAADEC	RFMSB / RFMSBC	RFMTH	tREFle	RAA	
160	4x	2x	01b/01b	9600 ns	15.6 $\mu$ s	Bank 0 = 640	RFM or REF command to bank 0, is required before any activate command to this bank is legal, since RAA=RAAMMT in at least one region. Issuing one RFMpb or RFMab command with SB0=0 will reduce RAA for bank 0 to 320 since RAADEC=2x. Issuing one REFpb or REFab command will reduce RAA for bank 0 to 480. Bank 1 RAA will remain at 0.
						Bank 1 = 0	
160	4x	2x	01b/01b	9600 ns	15.6 $\mu$ s	Bank 0 = 320	No additional commands required immediately since RAA<RAAMMT for both banks. Issuing two RFMpb or RFMab commands (one to each bank) would reduce RAA to 0 for both regions. Issuing one REFpb or REFab command will reduce RAA to 160 for both banks.
						Bank 1 = 320	

### 7.7.5.1.3 Refresh Management Examples (cont'd)

Table 321 — No Single-Bank Command Constraint

Symbol	Minimum Delay From	To	Note
tRFMab	RFMab	RFMab/REFab	1
		Activate command to any bank	1
		RFMpb/REFpb to any bank	1
		DRFMpb to any bank	1
tRFMpb	RFMpb	RFMab/REFab	1
		RFMpb/REFpb command to same bank or bank pair as RFMpb	1,2
		Activate command to same bank or bank pair as RFMpb	1,2
		DRFMpb to same bank or bank pair as RFMpb	1,2
tpbr2act	RFMpb	Activate command to different bank pair than RFMpb	1,2
tRRD	Activate	RFMpb to different bank pair than Active	1,2
tRFCab	REFab	RFMab/RFMpb to any bank	
tRFCpb	REFpb	RFMab	
		RFMpb to same bank or bank pair as REFpb	2
tpbr2pbr	REFpb	RFMpb to different bank pair than REFpb	2
	RFMpb	REFpb/RFMpb/DRFMpb to different bank pair than RFMpb	2
	DRFMpb	RFMpb to different bank pair than DRFMpb	
tDRFMpb	DRFMpb	RFMab	3
		RFMpb to same bank or bank pair as DRFMpb	3
NOTE 1 A bank or a bank pair must be in the idle state before RFM can be issued, so following an ACTIVATE command RFMab is prohibited; RFMpb is supported only if it affects a bank and a bank pair that is in the idle state. Particularly RFMpb can be issued to a bank pair (in the case of BG/16B mode) only if both banks in the bank pair are in the idle state.			
NOTE 2 A bank pair refers to the same pair of banks that is affected by a REFpb command.			
NOTE 3 Please refer to “Directed Refresh Management (DRFM)” for tDRFMpb value according to the density of device.			

### 7.7.5.1.3 Refresh Management Examples (cont'd)

Table 322 — Single-Bank Enabled Command Constraint<sup>4</sup>

Symbol	Minimum Delay From	To	Note
tRFMab	RFMab	RFMab/REFab	1
		Activate command to any bank	1
		RFMpb/REFpb to any bank	1
		DRFMpb to any bank	1
tRFMpb	RFMpb	RFMab/REFab	1
		RFMpb command to same bank as RFMpb	1
		REFpb command to same bank pair as RFMpb	2
		Activate command to same bank as RFMpb	1
		DRFMpb to same bank as RFMpb	1
tpbr2act	RFMpb	Activate command to different bank than RFMpb	1
tRRD	Activate	RFMpb to different bank than Active	1
tRFCab	REFab	RFMab/RFMpb to any bank	
tRFCpb	REFpb	RFMab	
		RFMpb to same bank or bank pair as REFpb	2
tpbr2pbr	REFpb	RFMpb to different bank or bank pair than REFpb	2
	RFMpb	REFpb to different bank or bank pair than RFMpb	2
		RFMpb/DRFMpb to different bank than RFMpb	
	DRFMpb	RFMpb to different bank than DRFMpb	
tDRFMpb	DRFMpb	RFMab	3
		RFMpb to same bank as DRFMpb	3
NOTE 1 A bank must be in the idle state before RFM can be issued, so following an ACTIVATE command RFMab is prohibited; RFMpb with a single-bank enabled is supported only if it affects a bank that is in the idle state.			
NOTE 2 A bank pair refers to the same pair of banks that is affected by a REFpb command.			
NOTE 3 Please refer to "Directed Refresh Management (DRFM)" for tDRFMpb value according to the density of device.			
NOTE 4 DRFMpb can be issued only if corresponding bank is idle state.			

## 7.7.6 Refresh Management Enhancement

### 7.7.6.1 Adaptive Refresh Management (ARFM)

LPDDR5 supports an optional Refresh Management mode called Adaptive RFM (ARFM). ARFM function support can be identified by reading MR1 OP[1]. MR1 OP[1] = 0<sub>B</sub> indicates AFRM not supported and MR1 OP[1] = 1<sub>B</sub> indicates ARFM supported. Since Refresh Management settings are read only, the ARFM mode allows the controller flexibility to choose additional RFM threshold settings, called “RFM Levels”. The RFM Levels permit alignment of the controller-issued RFM commands with the in-DRAM management of these commands. Selection of the ARFM RFM Levels is shown Table 323.

**Table 323 — Mode Register Definition for Adaptive RFM Levels<sup>3</sup>**

MR57 OP[7:6]	ARFM	RFM	RAAIMT	RAAMULT	RAADEC	Note
00b	default	default	default	default	default	2
01b	Level A	RFM Required	RAAIMT-A	RAAMULT-A	RAADEC-A	1,2
10b	Level B	RFM Required	RAAIMT-B	RAAMULT-B	RAADEC-B	1,2
11b	Level C	RFM Required	RAAIMT-C	RAAMULT-C	RAADEC-C	1,2
NOTE 1 RAAIMT, RAAMULT and RAADEC values for ARFM Levels A-C are set by DRAM vendor.						
NOTE 2 MR57 OP[7:6] should not be update during per-bank RFM, all bank RFM, per-bank refresh, all bank refresh and self refresh period.						
NOTE 3 Please refer to MR27 and MR57 OP[1:0] for RFM requirement and RAAIMT, RAAMULT, RAADEC default value.						

The Adaptive RFM mode inherits the RAA counting and decrement attributes of the standard RFM mode, while using the alternate RAAIMT, RAAMULT and RAADEC for the selected RFM Level. Increasing the RFM Level results in increased need for RFM commands. Level C is highest RFM Level.

Setting the MR57: OP[7:6] bits to something other than the default "00" case will enable the alternative RFM level for the Adaptive RFM mode. The host shall decrement the Rolling Accumulated ACT (RAA) count to 0, either with RFM or pending REF commands, prior to making a change to the ARFM RFM level.

As the RFM Levels are changed by MR57: OP[7:6], the DRAM modifies the corresponding mode register values for RAAIMT, RAAMULT and RAADEC (MR27:OP[5:1], MR27:OP[7:6], MR57:OP[1:0], respectively) for MRR commands. SOC get updated RAAIMT, RAAMULT and RAADEC (MR27:OP[5:1], MR27:OP[7:6], MR57:OP[1:0], respectively) by MR57 OP[7:6] by subsequent MRR commands.

Adaptive RFM also allows a DRAM shipped with 'RFM not required' (MR27:OP[0]=0) to override that initial setting and enable RFM by programming a non-default ARFM RFM level. The DRAM internally manages the change to treat the RFM command as an RFM command in this special override case.

**Table 324 — RFM Commands Perceived by DRAM**

Command	RFM	ARFM	RFM Level MR57 OP[7:6]	Command Perceived	Notes
RFMab/ RFMpb	1 (RFM required)	0 (ARFM not supported)	01, 10 or 11	Illegal	1
		1 (ARFM supported)	00, 01, 10 or 11	RFMab / RFMpb	2
NOTE 1 If LPDDR5 DRAMs do not support Adaptive RFM, they do not support the selection of an ARFM level via MR57 OP[7:6].					
NOTE 2 LPDDR5 DRAM shipped with RFM not required(MR27 OP[0]=0 <sub>B</sub> ) may support Adaptive RFM (MR1 OP[1]=1 <sub>B</sub> ). Adaptive RFM can be enabled by setting ARFM Level (MR57 OP[7:6]). Initial MR27 OP[0:7] and MR57 OP[1:0] are overrode and enable Adaptive RFM by programming a non-default RFM level.					

### 7.7.6.2 Directed Refresh Management (DRFM)

Directed Refresh Management (DRFM) is an optional feature on LPDDR5X that gives the controller additional flexibility for maintaining the data integrity related to a row address on the DRAM.

With this feature, a host request a row address for the DRAM to use for RFM.

DRFM support is identified via MR1 OP[2] = 1<sub>B</sub> : DRFM is supported.

DRFM is LPDDR5X feature. LPDDR5X DRFM support 16B mode and BG mode and doesn't support 8B mode.

When MR75 OP[2] is set High, DRFM mode is enabled on DRAM enable. LPDDR5X support two method to sample DRFM address. 1) With PREpb CK<sub>t</sub> falling edge CA[5] becomes a control bit to select between "Precharge per Bank" or "Precharge per bank plus sampling DRFM address". 2) When DRFM mode is enabled and MR75 OP[3]=1<sub>B</sub> (DRFM auto precharge sampling), every read with auto precharge and write with auto precharge samples DRFM address. When DRFM mode is enabled and MR75 OP[3]=0<sub>B</sub> (DRFM auto precharge sampling), every read with auto precharge and write with auto precharge doesn't sample DRFM address. Each bank has own DRFM address register. DRFM address register is replaced by new sampled address when new DRFM address sampling is issued to same bank. "Sample" means store precharge row address as DRFM address.

After DRFM address is sampled, the host then can issue a supplemental per bank DRFM command to service the sampled DRFM address. Before issuing per bank DRFM command, DRAM address must be sampled. Sampled address is cleared when a DRFM command is issued to that bank. It is illegal to issue DRFM command without target address sampling by precharge or Auto Precharge command.

DRFM command scheduling shall meet the same minimum separation requirements as those for the REF command.

On average, any row/bank address combination is allowed to be sampled once per DRFM command interval, t<sub>DRFMI</sub>. t<sub>DRFMI</sub> is 2\*t<sub>REFI</sub>.

Directed RFM command is a supplemental RFM. This supplemental RFM command cannot decrease RAA.

Blast radius consideration

DRFM refreshes physically adjacent neighbors to the DRFM sampled row address, up to the distance specified by the Blast-Radius Configuration (BRC). BRC is defined by MR75 OP[5:4]. The DRAM is responsible for applying a refresh ratio to rows greater than +/-1 to protect the DRAM from excessive refreshes on the outermost rows. MR75 OP[0] identify DRFM option is supported or not. BRC is optional feature.

- A BRC of 2 means that a DRFM command triggers the refresh of +/-1 physically adjacent neighbors always, the +/-2 physically adjacent neighboring rows may be refreshed at a reduced rate as determine by the DRAM.
- A BRC of 3 means that a DRFM command triggers the refresh of the +/-1 and +/-2 physically adjacent neighbors always, the +/-3 physically adjacent neighboring rows may be refreshed at a reduced rate as determine by the DRAM
- A BRC of 4 means that a DRFM command triggers the refresh of the +/-1, +/-2, and +/- 3 physically adjacent neighbors always, the +/-4 physically adjacent neighboring rows may be refreshed at a reduced rate as determine by the DRAM.

### 7.7.6.2 Directed Refresh Management (DRFM) (cont'd)

The corresponding DRFM command duration ( $t_{DRFM}$ ) is directly related to the time required to refresh the rows. Due to a single row being refreshed corresponding to the DRFMpb command being issued, the per row refresh duration is  $t_{RRF}$  per summary below.

Parameter	Symbol	2 Gb	3 Gb	4 Gb	6 Gb	8 Gb	12 Gb	16 Gb	24 Gb	32 Gb	Units
Per bank row refresh duration	$t_{RRFpb}$	TBD	TBD	TBD	TBD	85	95	95	130	130	ns

The equation for  $t_{DRFMpb}$  is  $(2 \times t_{RRFpb}) \times BRC$ . If BRC is not supported (MR75 OP[0]=0B),  $t_{DRFMpb}$  is  $(2 \times t_{RRFpb}) \times 2$  which is the same  $t_{DRFMpb}$  value for a DRFM with BRC 2 option.  $t_{DRFMpb}$  is dependent on the DRFMpb command being issued. The following table shows the allowable BRC options and corresponding  $t_{DRFMpb}$  durations:

**Table 325 — Bounded Refresh Configuration (BRC) and  $t_{DRFMpb}$  (16 Gb Density Device Case)**

BRC	$t_{DRFMpb}$	Rows Refreshed
2	$2 \times t_{RRFpb} \times 2$ (380 ns)	Always +/-1, Ratio +/-2
3	$2 \times t_{RRFpb} \times 3$ (570 ns)	Always +/-1, +/-2 Ratio +/-3
4	$2 \times t_{RRFpb} \times 4$ (760 ns)	Always +/-1, +/-2, +/-3, Ratio +/-4

**Table 326 — MR75 OP [0. 5:4] Definition**

Function	Register Type	Operand	Data	Notes
BRCS (BRC support)	Read-Only	OP[0]	0B: BRC is not supported 1B: BRC is supported	
BRC (Bounded-Refresh Configuration)	Write-Only	OP[5:4]	00B: BRC 2 (default) 01B: BRC 3 10B: BRC 4 11B: RFU	

**7.7.6.2 Directed Refresh Management (DRFM) (cont'd)****Table 327 — Command Timing Constraint**

Symbol	Minimum Delay From	To	Note
tDRFMpb	DRFMpb	REFab/ RFMab	
		REFpb/ RFMpb(No-Single Bank) to same bank or bank pair as DRFMpb	2, 3
		RFMpb(Single-Bank enabled) to same bank as DRFMpb	3
		DRFMpb to same bank as DRFMpb	1, 4
		ACTIVE command to same bank as DRFMpb	
tpbr2pbr	DRFMpb	REFpb / RFMpb(No-Single Bank) to different bank or bank pair than DRFMpb	2, 3
		RFMpb(Single-Bank enabled) / DRFMpb to different bank than DRFMpb	3
	REFpb	DRFMpb to different bank or bank pair than REFpb	2
	RFMpb (No-Single Bank)	DRFMpb to different bank or bank pair than RFMpb	3
	RFMpb (Single-Bank enabled)	DRFMpb to different bank than RFMpb	3
tRFCab	REFab	DRFMpb to any bank	
tRFCpb	REFpb	DRFMpb to same bank or bank pair as REFpb	2
tRFMab	RFMab	DRFMpb to any bank	
tRFMpb	RFMpb (No-Single Bank)	DRFMpb to same bank or bank pair as RFMpb	2, 3
	RFMpb (Single-Bank enabled)	DRFMpb to same bank as RFMpb	3
tRRD	ACTIVE	DRFMpb to different bank than ACTIVE	1
tpbr2act	DRFMpb	ACTIVE to different bank than DRFMpb	1
<p>NOTE 1 A bank must be in the idle state before DRFM can be issued, so following an ACTIVATE command DRFMpb is prohibited; DRFMpb is supported only if it affects a bank that is in the idle state.</p> <p>NOTE 2 A bank pair refers to the same pair of banks that is affected by a REFpb command.</p> <p>NOTE 3 This RFMpb Single-bank mode is available only if MR57 OP[3:2]=01B: Support Single-bank mode. Otherwise, it is supposed to follow timing constraints of the No-Single Bank RFMpb case.</p> <p>NOTE 4 It is illegal to issue a DRFM command without target address sampling by Precharge or Auto-Precharge command.</p>			




## 7.7.7 Decision Feedback Equalization (DFE)

LPDDR5 supports very high data rate. To compensate channel characteristics, equalization technique helps Rx margin. DFE can be enabled when WCK is higher than 800 MHz.

LPDDR5 provide Decision Feedback Equalization (DFE) capability for DQ Rx. LPDDR5 DFE is enabled by MR24 OP[2:0] for lower byte and MR24 OP[6:4] for upper byte. LPDDR5 supports only 1 tap negative feedback. DFE quantity can be controlled by MR24 OP[2:0] for lower byte and MR24 OP[6:4] for upper byte with seven steps. LPDDR5 can support different feedback quantity for each byte.

DFE is an optional feature.

Before write data burst operation, LPDDR5 with DFE enabled requires 2UI DQ pre-drive to 0. This pre-drive set precondition of DFE circuits. In case of back to back write, there is no need to add pre-drive.



NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 The end of both WL and tWCKPRE\_Toggle\_WR are the same timing in this instance

NOTE 3 Data Rate: 3733Mbps, tWCKPRE\_Static: 3nCK, tWCKPRE toggle\_WR: 2nCK

**Figure 276 — DFE Pre-Drive Requirement**


### 7.7.7.1 Per-pin Controlled Decision Feedback Equalization (DFE)

LPDDR5X support very high data rate over 6400Mbps. To compensate channel characteristics and enhanced signal integrity, equalization technique helps Rx margin. LPDDR5X provide advanced per-pin controlled Decision Feedback Equalization (DFE) for DQ, DMI and RDQS\_t Rx as an optional feature. MR0 OP[7] is an indicator bit of Per-Pin DFE option (MR0 OP[7]=1<sub>B</sub>: Per-pin DFE mode supported) Per-pin DFE can be enabled even if Per-byte DFE is disabled (MR24 OP[6:4] and OP[2:0] are 000<sub>B</sub>). Per-pin DFE is set by MR41 OP[0] and MR70 to 74 are offset DFE quantity setting fields for each DQ, DMI and RDQS\_t and all Offset DFE Quantity for Per-pin DFE have negative feedback quantities for preventing inappropriate feedback direction setting. Per-pin DFE mode for DMI and RDQS\_t can be set only when DMI and RDQS\_t are operating as a Rx, respectively.

Changing Per Pin DFE Control bit: MR41 OP[0] is only allowed by FSP procedure. However, the other MR bits: MR41:OP[7:1] can be changed by MRW command.

If Per Pin DFE is enabled (MR41 OP[0]=1<sub>B</sub>), tMRW\_L (stretched MODE Register Write command period) and tMRD\_L (stretched Mode Register set command delay) are required after issuing MRW command for MR24 and MR70~74.

To optimize per-pin variation and distortion of equalization effect, use global DFE quantity by MR24 OP[2:0] for lower byte and MR24 OP[6:4] for upper byte add per-pin offset DFE quantity by MR70~MR74. Per-pin controlled DFE quantity can be controlled by 2-bit MR field with three steps. Refer to Table 189 ~ Table 198 for detail MR setting for Per-pin controlled DFE.




NOTE 1 tWCK2CK is 0ps in this instance.

NOTE 2 The end of both WL and tWCKPRE\_Toggle\_WR are the same timing in this instance.

NOTE 3 Data Rate 7500Mbps, tWCKPRE\_Static: 5nCK, tWCKPRE\_toggle\_WR: 2nCK.


Figure 277 — Per-pin DFE Pre-Drive Requirement

### 7.7.7.1 Per-pin Controlled Decision Feedback Equalization (DFE) (cont'd)



- NOTE 1 Only DES command is allowed during  $tMRW_L$  periods.  
 NOTE 2  $tMRW_L$  only applies when Per Pin DFE is enabled: MR41 OP[0]=1B.  
 NOTE 3  $tMRW_L$  applies when MR24 and MR70~74 are changed by MRW command.

Figure 278 — Stretched Mode Register Write Command Period



- NOTE 1 Only DES command is allowed during  $tMRD_L$  periods.  
 NOTE 2  $tMRD_L$  only applies when Per Pin DFE is enabled: MR41 OP[0]=1B.  
 NOTE 3  $tMRD_L$  applies when MR24 and MR70~74 are changed by MRW command.

Figure 279 — Stretched Mode Register Set Command Delay

Table 328 — Mode Register Write AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
Mode Register Read/Write Timing					
Stretched Mode Register Write command period	$tMRW_L$	Min	$250+0.5tCK$	ns	
Stretched Mode Register set command delay	$tMRD_L$	Min	$250+0.5tCK$	ns	

### 7.7.7.2 DFE Quantity

DFE quantity is set by MR24 OP[2:0] for lower byte and MR24 OP[6:4] for upper byte. The difference of DFE quantity between set N and set N+1 is defined to be within a spec range. When DFE quantities from 100<sub>B</sub> to 111<sub>B</sub> are supported in LPDDR5X as an optional feature, the max DFE quantity is determined at MR24 OP[2:0]=111<sub>B</sub> for lower byte, and MR24 OP[6:4]=111<sub>B</sub> for upper byte. In other case, the max DFE quantity is determined at MR24 OP[2:0]=011<sub>B</sub> for lower byte, and MR24 OP[6:4]=011<sub>B</sub> for upper byte. The max DFE quantity is defined as Table 329 or Table 330 depending on the number of steps that the device supports.

**Table 329 — DFE Quantity when the Device Supports 3 Step DFE<sup>5</sup>**

DFE setting	Min	Typ	Max	Unit	Note
DFE quantity 1-step size	5	10	15	mV	1,2
Max DFE quantity	15	30	45		1,2,3,4
NOTE 1 DFE Quantity setting and tolerance are specified across DC voltage and temperature.					
NOTE 2 These numbers are guaranteed by design					
NOTE 3 When DFE quantities from 000 <sub>B</sub> to 011 <sub>B</sub> are supported in LPDDR5/5X as an optional feature, the max DFE quantity is determined at MR24 OP[2:0]=011 <sub>B</sub> for lower byte, and MR24 OP[6:4]=011 <sub>B</sub> for upper byte. To set 100 <sub>B</sub> to 111 <sub>B</sub> for MR24 OP[6:4] and OP[2:0] is prohibited.					
NOTE 4 Refer to vendor's data sheet about supporting DFE coefficient steps number.					
NOTE 5 Legacy LPDDR5 devices which support 3-step DFE may not support DFE quantities defined in this table.					

**Table 330 — DFE Quantity when the Device Supports 7 Step DFE**

DFE setting	Min	Typ	Max	Unit	Note
DFE quantity 1-step size	4	7	10	mV	1,2,3
DFE quantity at step 1	4	10	15		1,2
Max DFE quantity	35	50	65		1,2,4,5
NOTE 1 DFE Quantity setting and tolerance are specified across DC voltage and temperature.					
NOTE 2 These numbers are guaranteed by design					
NOTE 3 DFE quantity 1-step size is the DFE quantity difference between step n and step n+1 (n>0).					
NOTE 4 When DFE quantities from 000 <sub>B</sub> to 111 <sub>B</sub> are supported in LPDDR5X as an optional feature, the max DFE quantity is determined at MR24 OP[2:0]=111 <sub>B</sub> for lower byte, and MR24 OP[6:4]=111 <sub>B</sub> for upper byte.					
NOTE 5 Refer to vendor's data sheet about supporting DFE coefficient steps number.					

### 7.7.7.3 DFE Quantity in Per-Pin Decision Feedback Equalization (Per-pin DFE) Mode

LPDDR5X provides per-pin Decision Feedback Equalization (per-pin DFE) for DQ, DMI and RQS<sub>t</sub> Rx. LPDDR5X per-pin DFE is enabled by MR41 OP[0]. In MR70~74, the difference between DQs in each byte is programmed. Therefore, DFE coefficient of each DQ is determined by MR24 OP[2:0], MR70~MR71 and MR74 for lower byte, and by MR24 OP[6:4] and MR72~74 for upper byte. MR70~74 stores the delta of DFE quantities in a lower and an upper bytes, and the final DFE quantity is given by:

$$\text{DFE quantity of each bit} = \text{DFE quantity of a byte (MR24 OP[6:4] / OP[2:0])} \\ + \text{DFE quantity delta of each bit (MR70~74)}$$




Figure xxx — Example of DFE quantities of DQ bits

**Example :** If MR41 OP[0] = 1<sub>B</sub>, MR24 OP[2:0] = 001<sub>B</sub> and MR70 OP[3:2] = 01<sub>B</sub>, then DFE quantity of DQ1 is :

$$\text{DFE quantity of DQ1} = 1 + 1 = 2 \text{ (Set 2)}$$

**Example :** If MR41 OP[0] = 1<sub>B</sub>, MR24 OP[6:4] = 000<sub>B</sub> and MR73 OP[7:6] = 11<sub>B</sub>, then DFE quantity of DQ15 is :

$$\text{DFE quantity of DQ15} = 0 + 3 = 3 \text{ (Set 3)}$$


DFE quantity maximum is 7 even though the sum of DFE quantity of a byte and DFE quantity delta of each bit is larger than 7.

### 7.7.8 Link ECC

Supporting Link ECC is an optional feature. In addition, DRAMs which support Link ECC need not do so at WCK frequencies less than or equal to 1600MHz. If supported by the DRAM, Link ECC may then be enabled or disabled by the controller as required by the system configuration, operating speed, or other requirements.

During each Write burst when Link ECC is enabled, ECC will be generated and checked across the 128 Data bits within a specified portion of the burst. ECC will be separately generated and checked across the 16 DMI bits within the same specified portion of the burst. In the case of the data ECC, the DBI encoded data must be used, as Masked Writes can modify the data in a way which changes the ECC.

This ECC (6 bits on DMI + 9 bits on the data) would be received by the DRAM on the RDQS\_t pin along with Write Data on the DQ pins and DBI/DM on the DMI pin as illustrated in Figure 280.



**Figure 280 — Write Command Showing Link ECC Transfer**

During each Read burst when Link ECC is enabled, ECC will be generated across the 128 Data bits in a specified portion of the burst. Since Link ECC and Read DBI are mutually exclusive, there is no need to calculate ECC across the DBI bits in the Read case. CAS (B3) is required to be “0” at read command when Read Link ECC is enabled.

This ECC (9 bits on the data only) would be transmitted from the DRAM on the DMI pin along with Read Data on the DQ pins as illustrated in Figure 281. Link ECC and the Read Data Copy function are mutually exclusive, since both drive information on DMI, and would conflict if both functions were enabled simultaneously.

## 7.7.8 Link ECC (cont'd)




Figure 281 — Read Command Showing Link ECC Transfer

A BL16 burst consists of 16 consecutive data beats; a BL32 burst consists of 32 consecutive beats. The ECC is calculated on 16-beat quantities of Data or DMI, so a BL32 burst has 2 separate sets of ECCs per burst per byte, one on the first 16 beats and another on the next 16 beats. A BL16 burst has only 1 set per burst per byte. A set of ECCs refers to all 15 ECC bits on a Write or the 9 ECC bits on a Read.

Link ECC is also calculated on each byte of the interface independently. So BL16 on a full 16-bit DRAM channel includes 2 sets of ECCs, and BL32 on a full DRAM channel includes a total of 4 sets.

The ECC check matrix for the LPDDR5 Data ECC is defined in Table 331.

Table 331 — ECC Check Matrix for Data

Beat	0								1								2								3								4								5							
DQ Pin	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7								
S0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1						
S1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1				
S2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1		
S3	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S4	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S5	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S6	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S8	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

Beat	6								7								8								9								10								11							
DQ Pin	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7								
S0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1				
S1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1				
S2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S3	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S4	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S5	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S6	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
S8	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

Beat	12								13								14								15								Check Bit														
DQ Pin	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	C0	C1	C2	C3	C4	C5	C6	C7	C8						
S0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
S1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S3	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
S4	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
S5	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
S6	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
S7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
S8	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Although shown in 3 sections, this should be considered a single matrix of 9 rows by 137 columns. Each column represents one of the data bits or check bits, which are inputs to the ECC logic. Columns are labeled at the top with a beat number and a DQ bit number (or a check bit number). Each row is labelled at the left with an ECC output bit name (S0-S8).

### 7.7.8 Link ECC (cont'd)

Each data bit's location within the burst is defined within the table itself (by beat number and DQ bit number). On the upper byte of a 16-bit channel, the DQ bit numbers would be those shown above plus 8. In the 2nd half of a BL32 burst, the beat numbers would be those shown plus 16. All of the check bits appear on the pin which is currently set to Parity. This would be RDQS\_t on a Write and DMI on a Read. C0-C8 appear on beats 7-15 of the burst in numerical order (23-31 in the 2nd half of a BL32 burst). That is, C0 is on beat 7, C1 on beat 8 and so on with C8 on beat 15.

During a Write Data Copy command (Write or Masked Write with MR21 OP[4]=1B, and DC[3:0] non-zero in the prior CAS command), only DQ[0] & DQ[8] are driven on the interface during data copy hits. DQ[7:1] and DQ[15:9] should be considered zero during these data copy hits for both the encoding and decoding of ECC. DC0=1 means hit on the 1st 8 beats of a burst, DC1=1 means hit on the 2nd 8 beats, DC2=1 means hit on the 3rd 8 beats of a BL32 burst, and DC3=1 means hit on the 4th 8 beats of a BL32 burst.

On beats 0-6 of a Read burst, the Parity pin shall be held at a logic zero level. On a BL32 Read burst, the Parity pin shall also be held at a logic zero level during beats 16-22. In certain modes, a BL32 burst is separated between beats 0-15 and beats 16-31 of the burst. The beat numbers mentioned apply to the burst associated with a single DRAM command, regardless of whether such separation of the burst occurs.

On beat 0 of a Write burst, the Parity pin shall be held at a logic zero level. On a BL32 write burst, the Parity pin shall also be held at a logic zero level on beat 16. In certain modes, a BL32 burst is separated between beats 0-15 and beats 16-31 of the burst. The beat numbers mentioned apply to the burst associated with a single DRAM command, regardless of whether such separation of the burst occurs.

The DMI bits are covered by a separate ECC. The check matrix for this code is defined in Table 332.

**Table 332 — ECC Check Matrix for DMI**

Bit	M0	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15	C0	C1	C2	C3	C4	C5
S0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1	0	0	0	0	0
S1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	1	0	0	0	0
S2	1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	0	0	1	0	0	0
S3	1	1	1	1	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	1	0	0
S4	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	1	0
S5	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The bits labeled M0-M15 appear on the DMI pin on beats 0-15 in numerical order (16-31 in the 2nd half of a BL32 burst). The check bits from this ECC appear on the RDQS\_t pin on a write. There is no DMI ECC on a Read. C0-C5 appear on beats 1-6 of the burst in numerical order (17-22 in the 2nd half of a BL32 burst).

#### 7.7.8.1 Usage of the ECC Check Matrix for ENCODING

During encoding, C0-C7 should be 0 for the purpose of calculating S0-S7 but the computed S0-S7 values must be used when calculating S8. The ECC output bits (S0-S8) are then utilized as C0-C8 for the interface and driven on the Parity signal at their previously defined bit locations within the burst.

The DMI ECC check matrix is used in the same fashion.

#### 7.7.8.2 Usage of the ECC Check Matrix for DECODING

During decoding, the ECC inputs to the matrix (C0-C8) are driven with the values which come from the Parity signal of the interface at their previously defined bit locations within the burst. The ECC output bits (S0-S8) are then used as the ECC syndrome for error detection and correction.

The DMI ECC check matrix is used in the same fashion.



### 7.7.8.3 Error Detection

After decoding the data ECC, the resulting ECC syndrome [S8:S0] will be zero in the case of no ECC errors. When the syndrome is non-zero, S8 high indicates a single-bit error (SBE), while S8 low indicates a double-bit error (DBE).

After decoding the DMI ECC, the resulting ECC syndrome [S5:S0] will be zero in the case of no ECC errors. When the syndrome is non-zero, S5 high indicates a SBE, while S5 low indicates a DBE.

### 7.7.8.4 Error Correction

When a single-bit data error is detected, [S2:S0] point directly to the DQ bit in error, and [S7:S3] can be decoded to generate a pointer to the beat in which the error falls, thus pinpointing the bit which is in error. Note that [S7:S3] do not form a direct pointer to the beat number until this decoding is performed. When less than 2 ones appear in [S7:S3], the error is in C0-C8.

When a single-bit DMI error is detected, [S4:S2] can be decoded to generate the 2 MSBs of a pointer to the beat in which the error falls. Concatenating these 2 bits with [S1:S0] (which need no decoding), produces a 4-bit pointer to the beat number where the DMI error occurred. When less than 2 ones appear in [S4:S2], the error is in C0-C5.

### 7.7.8.5 Error Reporting

A counter of Single-Bit-Errors and a Double-Bit-Error flag will be maintained on the DRAM, both of which can be read through mode register MR43. The DRAM will also store both syndromes from the most recent single-bit ECC error in MR44 & MR45. Note that both the data syndrome and the DMI syndrome are stored at this time regardless of which one indicates an error. Refer to these mode register definitions for additional detail (Table 157 and Table 159).

Errors on Write FIFO commands will be ignored: When an ECC error occurs on a Write-FIFO command, the DRAM will not correct the data or DMI bits, it will not increment the SBE\_count or set the DBE\_flag in MR43, and it will not save the ECC syndromes in MR44 & MR45.

The controller would want to ignore ECC errors in a similar fashion on Read-FIFO and Read DQ Calibration commands. These 2 commands (along with Write-FIFO) are used for interface training, and errors are expected to occur during this training.

### 7.7.8.6 ECC and DBI – Order of Operations

When transmitting Write data, the Controller can first perform DBI/DMI encoding of the data (if DBI is enabled). DBI encoding will follow the same rules as on LPDDR4. It can then perform ECC generation on the resulting Data and DMI bits (if ECC is enabled). It is important to perform ECC generation after the DBI encoding, because Masked writes can alter the data during DBI encoding. The modified data is used for calculating the data ECC in all cases. The 6-bit DMI ECC and 9-bit data ECC are both transmitted on the RDQS\_t pin and sent at the bit-times previously defined. Figure 282 illustrates the data flow.

When receiving Write data, the DRAM will first perform checking & correction on the DMI ECC. In parallel, it will perform ECC checking and correction on the data itself. Once the DMI is verified, it will proceed to perform DBI decoding of the data. DBI decoding follows the same rules as on LPDDR4. The Data ECC can be checked prior to DBI decoding due to the unique characteristics of the ECC code (the nature of the code is such that inverting an entire beat of the data would not change the ECC). The Write operation diagram illustrates this data flow.




Figure 282 — Data Flow on a Memory Write Operation

### 7.7.8.6 ECC and DBI – Order of Operations (cont'd)

When transmitting Read data, the DRAM will either perform DBI encoding (if DBI is enabled), or ECC generation on the data (if ECC is enabled). Which operation is performed will depend on the features enabled. Since Read DBI and Link ECC are mutually exclusive, it never needs to perform both functions, and it never needs to compute or transmit ECC on the DBI bits. The DBI encoding follows the same rules as on LPDDR4. Figure 283 illustrates the data flow.

When receiving Read data, the Controller would want to perform either DBI decoding (if DBI is enabled), or ECC checking & correction (if ECC is enabled), depending on the features enabled. DBI decoding follows the same rules as on LPDDR4. The Read operation diagram illustrates this data flow.




Figure 283 — Data Flow on a Memory Read Operation

### 7.7.8.7 Link Error Reporting Overview

The DRAM keeps a count of single-bit interface error occurrences detected and corrected by the link ECC. A SBE occurrence is a 16b burst in which one or more SBEs are detected. It also sets double bit error flag if one or more double-bit interface errors have been detected by ECC. Since ECC checking always happens at the receiving end of the link, the DRAM is only detecting ECC errors on Write or Masked Write commands; errors on Read commands must be detected by the controller.

The controller can check to see if the DRAM has detected any errors by periodically reading MR43. The action of reading this register clears the SBE\_count and DBE\_flag. If any errors have been detected, the controller can optionally proceed to obtain the syndromes from the **most recent** single-bit ECC error by reading MR44 & MR45. This action would similarly clear the syndromes as each of these mode registers is read. The syndromes would primarily be used for debugging interface problems during system development; they have limited usefulness in a production system (except during failure analysis of field returns).

### 7.7.9 Single-ended Mode for Clock, Write Clock, and RDQS

LPDDR5 SDRAM supports the function of single-ended mode for Clock, Write Clock and Strobe independently to reduce power consumption during low frequency operation. The data rate is required to be equal or less than 1600Mbps and ODT and NT ODT states for CK, CA, WCK, RDQS, DQ and DMI are required to be unterminated during Single-ended mode for Clock, Write Clock and/or RDQS.

Entering and exiting single-ended mode for Clock, Write Clock and RDQS is controlled by the following MR setting.

MR1 OP[3]: CK mode

MR20 OP[1:0]: RDQS (Read DQS)

MR20 OP[3:2] : WCK mode

Single-ended mode for RDQS affects to the following commands.

Read

Mode Register Read

Read DQ Training

Read FIFO

RDQS toggle mode

Enhanced RDQS training mode


The allowable combinations for CK\_t/c, WCK\_t/c and RDQS\_t/c are shown in Table 333. The remaining combinations are inhibited.

**Table 333 — Allowable Combination among CK\_t/c, WCK\_t/c, and RDQS\_t/c**

CK_t	CK_c	WCK_t	WCK_c	RDQS_t	RDQS_c
Enable	Enable	Enable	Enable	Enable	Enable
Enable	Disable	Enable	Enable	Enable	Enable
		Enable	Disable	Enable	Disable
		Disable	Enable	Disable	Enable
		Enable	Disable	Disable	Disable

### 7.7.9.1 Relationship among CK, WCK, and RDQS during Single-ended Mode

The timing of WCK\_t/c and RDQS\_t/c is defined as shown in Figure 284.



- NOTE 1 tWCK2CK is 0ps in this instance.  
 NOTE 2 tDQSQ is 0ps in this instance.  
 NOTE 3 WCK clocking generates RDQS\_t and RDQS\_c.  
 NOTE 4 When MR20 OP[3:2]= 01<sub>B</sub>, WCK\_t is used as WCK timing, and WCK\_c should be maintained at a valid logic level.  
 NOTE 5 When MR20 OP[3:2]= 10<sub>B</sub>, WCK\_c is used as WCK timing, and WCK\_t should be maintained at a valid logic level.  
 NOTE 6 When MR20 OP[1:0]= 01<sub>B</sub>, RDQS\_t is used as RDQS timing, and RDQS\_c should be Hi-Z state.  
 NOTE 7 When MR20 OP[1:0]= 11<sub>B</sub>, RDQS\_c is used as RDQS timing, and RDQS\_t should be Hi-Z state.  
 NOTE 8 When MR20 OP[3:2]= 01<sub>B</sub>, WCK\_t polarity is the same as WCK\_t in MR20 OP[3:2]=00<sub>B</sub>, and when MR20 OP[3:2]= 10<sub>B</sub>, WCK\_c polarity is the same as WCK\_c in MR20 OP[3:2]=00<sub>B</sub>.  
 NOTE 9 When MR20 OP[1:0]= 01<sub>B</sub>, RDQS\_t polarity is the same as RDQS\_t in MR20 OP[1:0]=10<sub>B</sub>, and when MR20 OP[1:0]= 11<sub>B</sub>, RDQS\_c polarity is the same as RDQS\_c in MR20 OP[1:0]=10<sub>B</sub>.

**Figure 284 — Timing Relationship among CK, WCK, and RDQS**


### 7.7.9.2 Switching Sequence between Single-ended and Differential

The mode switching for WCK and RDQS can be made by both an MR setting by MRW command and Frequency Set Point (FSP) procedure.

Switching the CK mode from differential to single ended and vice versa is done only via FSP procedure. The frequency set point update timing for Differential from/to Single-ended mode switching is shown in Figure 285.

When changing the frequency set point MR16 OP[3:2], the VRCG setting: MR16 OP[6] is required to be changed into  $V_{REF}$  Fast Response (high current) mode at the same time. After frequency change time ( $t_{FC}$ ) is satisfied, VRCG can be changed into normal operation mode via MR16 OP[6].

When CK mode switches via FSP procedure, additional timing period is needed after MRW command.



NOTE 1 The Clock frequency change definition should follow the frequency change operation. For more information, refer to 7.6.7.


NOTE 2 CK\_c input level before Ta1 is an example. A stable high clock input is also allowed.

NOTE 3 Mode Register Setting FSP-OP=n: MR1 OP3=1<sub>B</sub>: Single-Ended CK, Mode Register Setting FSP-OP=m: MR1 OP3=0<sub>B</sub>: Differential CK.

NOTE 4 The CS input is required to be LOW from the rising edge of CK\_t (at cycle T2) until the rising edge of CK\_t at the end of tCKFSPX\_SE timing (Tc1).

Figure 285 — SE to Differential CK and Write DQS -FSP Switching Timing

### 7.7.9.2 Switching Sequence between Single-ended and Differential (cont'd)



- NOTE 1 The Clock frequency change definition should follow the frequency change operation. For more information, refer to 7.6.7.
- NOTE 2 Clock input level after Tb0 is an example. A stable high clock input is also allowed.
- NOTE 3 Mode Register Setting FSP-OP=m: MR1 OP3=0<sub>B</sub>: Differential CK Mode Register Setting FSP-OP=m: MR1 OP3=1<sub>B</sub>: Single-Ended CK.
- NOTE 4 The CS input is required to be LOW from the rising edge of CK\_t (at cycle T2) until the rising edge of CK\_t at the end of  $t_{CKFSPX\_SE}$  timing (Tc1).

Figure 286 — Differential to SE CK and Write DQS -FSP Switching Timing

### 7.7.9.3 VRCG Enable Timing

The VRCG Enable timing is postponed 2 clocks after MRW command to remove the effect of  $V_{REF}(CA)$  variation by VRCG mode change when MR1 OP[3]: Single ended Clock has been set 1<sub>B</sub> (Enable) at least one physical register is shown in Figures 271 and 272.




Figure 287 — VRCG Status Change to High Current Mode: Single-ended Clock Case




Figure 288 — VRCG Status Change to High Current Mode: Differential Clock Case

#### 7.7.9.4 AC Parameters for Single Ended (SE)

The AC timing, as shown in Table 334, is applied under conditions of Single ended mode.

**Table 334 — SE From/To Differential FSP and Additional Period for MRW AC Timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
			Equal to or less than 1600 Mbps		
Frequency Set Point Parameters for Switching Single-ended from/to Differential Clock					
Valid Clock Requirement after entering FSP when changing between SE/Differential modes	tCKFSPE_SE	Min	Max(15ns, 8nCK)	-	
Valid Clock Requirement before first valid command after an FSP change between SE/Differential modes	tCKFSPX_SE	Min	Max(15ns, 8nCK)	-	
Additional period for after MRW command					
Post Clock for MRW	tMRW_PST	Min	2	nCK	

**Table 335 — Delta CK and DQS Specification**

Item	Min/ Max	Equal to or less than 1600 Mbps	Unit	Note
Vref for single ended CK	-	VDDQ/2	-	
Vref for single ended WCK	-	VDDQ/2	-	
tCIVW1	Min	0.52	UI	UI =0.5tCK
tCIVW2	Min	0.35	UI	UI= 0.5tCK
tDIVW1	Min	0.52	UI	UI=0.5tWCK,
tDIVW2	Min	0.35	UI	UI=0.5tWCK,
tQSH	Min	tWCKH-0.10	tWCK(avg)	
tQSL	Min	tWCKL-0.10	tWCK(avg)	
tWCK2CK	Min	Max(-0.25*tWCK -100ps, TBDps)	ps	@WCK=800 MHz, 2:1 mode CK/WCK asymmetrical
	Max	Max(0.25*tWCK +100ps,TBDps)	ps	



### 7.7.10 Enhanced WCK Always On Mode

LPDDR5 device requires MR18 OP[4] nonzero to enable WCK Always On mode. If LPDDR5 device supports an enhanced WCK Always On Mode by reading out MR0 OP[2]=1<sub>B</sub>, LPDDR5 controller is able to issue a CAS-WCK\_SUSPEND command to reduce some of internal WCK clock net power consumption inside LPDDR5 devices. CAS-WCK\_SUSPEND is a standalone command like CAS-FAST\_SYNC command and may be issued anytime unless it interrupts on-going Read or Write WCK2CK SYNC operation when MR18 OP[4]=1<sub>B</sub>. WCK SUSPEND mode keeps requiring WCK toggling input and exits automatically by following Read or Write or Mask Write command without issuing any additional explicit command. Table 336 shows CAS command operands and WCK SUSPEND operation mode.

**Table 336 — CAS Command Operands - WCK SUSPEND**




SDRAM COMM AND	BK ORG (BG, 16B, 8B)	SDR CMD Pin	DDR Command Pins							CK_t Edge
		CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	
CAS	Any	H	L	L	H	H	WS_W R	WS_R D	WS_F S	 R1
		X	DC0	DC1	DC2	DC3	WRX	WXSA	WXSB /B3	 F1
Operation Mode			CAS Command Operands							
		WS_WR	WS_RD	WS_FS	DC0-3	WRX	WXSA	WXSB /B3		
WCK SUSPEND		H	L	H	LLLL	L	L	L		
NOTE 1 CAS-WCK_SUSPEND command is valid only when MR0 OP[2]=1B (Enhanced WCK Always On mode supported) and MR18 OP[4]= 1B (WCK Always On mode enabled)										

Figure 289 illustrates CAS-WCK\_SUSPEND command timing example with Read operation. CAS-WS\_RD command at T0 initiates WCK2CK SYNC and LPDDR5 controller shall maintain WCK2CK SYNC lock status by WCK toggling input. CAS-WCK\_SUSPEND command may be issued any time after WCK2CK SYNC expires ( $RL + BL/n_{max} + RD(tWCKPST/tCK)$ , Tc5) not to interrupt on-going WCK2CK state from READ command. A minimum delay from CAS-WCK\_SUSPEND command to following READ/WRITE/MASK WRITE command is defined as tWCKSUS timing parameter.

7.7.10 Enhanced WCK Always On Mode (cont'd)



NOTE 1 BG mode, WCK:CK=4:1, READ w/ BL16, tWCKPST=4.5nWCK.  
NOTE 2 MR18 OP[4]=1B (WCK Always On Mode Enabled), MR0 OP[2]=1B (Enhanced WCK Always On Mode Supported)

Figure 289 — Enhanced WCK Always On Mode Timing Example

Table 337 — Enhanced WCK Always On Mode Timing Parameter

Parameter	Symbol	Min/Max	Value	Unit
Delay from CAS-WCK_SUSPEND command to next READ/WRITE/MASK WRITE Command	tWCKSUS	Min	4	nCK

7.7.11 Pre-Emphasis for DQ Output

LPDDR5X SDRAM supports beyond 6400 Mbps. At this kind of high data rate operation, need to compensate transmission loss during read operation.

LPDDR5X SDRAM features Pre-Emphasis for DQ to compensate transmission loss as optional function. MR0 OP[6] indicates whether Pre-Emphasis for DQ function is supported or not. If MR0 OP[6]=1B, Pre-Emphasis can be enabled by MR58 OP[7:0].

The Pre-Emphasis can be enabled at more than 6400 Mbps (> 6400 Mbps).

The drive level is boosted every time when the bit transition. And LPDDR5X SDRAM adopts 1-Tap and 1-Post-cursor Pre-Emphasis.

The Pre-Emphasis function apply to RDQS\_t/c and DMI too, if RDQS\_t/c and/or DMI output is enabled.

### 7.7.12 Rank to Rank AC Parameter

**Table 338 — WCK to CK/DQ Offset Rank to Rank Variation**

[illegible]

## 8 Command Constraint and AC Timing

### 8.1 Effective Burst Length (BL/n) Definition

Table 339 — Effective Burst Length (BL/n) Definition<sup>1,2,3,4,5,6,7</sup>

WCK:CK Ratio	Bank ORG	Bank to Bank Constraints	WCK frequency	Burst Length (BL)	BL/n	BL/n_min	BL/n_max
2:1	16B Mode	Any Bank to Bank	≤1600 Mhz	BL16	4*tCK (BL/4)	4*tCK (BL/4)	4*tCK (BL/4)
				BL32	8*tCK (BL/4)	8*tCK (BL/4)	8*tCK (BL/4)
	8B Mode	Any Bank to Bank	≤1600 Mhz	BL32	8*tCK (BL/4)	8*tCK (BL/4)	8*tCK (BL/4)
		MRR, WFF, RFF, RDC <sup>8</sup>	≤1600 Mhz	BL16	8*tCK (BL/2)	8*tCK (BL/2)	8*tCK (BL/2)
4:1	16B Mode	Any Bank to Bank	≤1600 Mhz	BL16	2*tCK (BL/8)	2*tCK (BL/8)	2*tCK (BL/8)
				BL32	4*tCK (BL/8)	4*tCK (BL/8)	4*tCK (BL/8)
	BG Mode	Same BG	>1600 Mhz	BL16	4*tCK (2*BL/8)	2*tCK (BL/8)	4*tCK (2*BL/8)
		Different BG			2*tCK (BL/8)		
		Same BG		BL32	8*tCK (2*BL/8)	6*tCK (1.5*BL/8)	8*tCK (2*BL/8)
		Different BG			2*tCK (0.5*BL/8)		
	8B Mode	Any Bank to Bank	Any freq	BL32	4*tCK (BL/8)	4*tCK (BL/8)	4*tCK (BL/8)
		MRR, WFF, RFF, RDC <sup>8</sup>	Any freq	BL16	4*tCK (BL/4)	4*tCK (BL/4)	4*tCK (BL/4)

NOTE 1 BL/n is minimum column to column cycle time, tCCD(min).

NOTE 2 BL/n\_min is minimum burst data transfer time in DQ bus.

NOTE 3 BL/n\_max is required column array cycle time to allow next column array cycle.

NOTE 4 BL/n, BL/n\_min and BL/n\_max are parameters in a CK domain.


NOTE 5 BL/n, BL/n\_min and BL/n\_max are same in an 8B or 16B mode.

NOTE 6 In case of same BG in a BG mode, BL/n = BL/n\_max > BL/n\_min.

NOTE 7 In case of different BG in a BG mode, BL/n=BL/n\_min < BL/n\_max for BL16, BL/n < BL/n\_min < BL/n\_max for BL32.

NOTE 8 For MRR, WFF, RFF and RDC commands in an 8B mode, normal Write/Read operation timings (BL32) are applied to WCK2CK SYNC Off and ODT/Non-target ODT.

## 8.1 Effective Burst Length (BL/n) Definition (cont'd)



**Figure 290 — Write Timing Diagram (BG Mode, CKR=4:1, BL32)**  
Example for BL/n, BL/n\_min, and BL/n\_max

## 8.2 Command Timing Constraints

**Table 340 — Command Timing Constraints for Same Banks in Same Bank Group**

Next CMD Current CMD	ACTIVE	READ	WRITE	MASK WRITE	PRECHARGE
<b>ACTIVE</b>	Illegal	$RU(tRCD/tCK)$	$RU(tRCD/tCK)$	$RU(tRCD/tCK)$	$RU(tRAS/tCK)$
<b>READ (BL16 or BL32)</b>	Illegal	BL/n	$tRTW^2$	$tRTW^2$	$BL/n_{min} + RU(tRBTP/tCK)^1$
<b>WRITE (BL16)</b>	Illegal	$WL + BL/n_{max} + RU(tWTR\_L/tCK)$	BL/n	$4 * BL/n_{max}$	$WL + BL/n_{min} + 1 + RU(tWR/tCK)$
<b>WRITE (BL32)</b>				$2.5 * BL/n_{max}$	
<b>MASK WRITE (BL16)</b>	Illegal	$WL + BL/n_{max} + RU(tWTR\_L/tCK)$	BL/n	$4 * BL/n_{max}$	$WL + BL/n_{min} + 1 + RU(tWR/tCK)$
<b>PRECHARGE</b>	$RU(tRP/tCK)$	Illegal	Illegal	Illegal	2

NOTE 1 Refer to 7.4.4.

NOTE 2. Read to Write Timing ( $tRTW$ ) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS\_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS\_training mode (MR26 OP[7]). Refer to the Read to Write Timing ( $tRTW$ ) tables in 8.2.2.

## 8.2 Command Timing Constraints (cont'd)

**Table 341 — Command Timing Constraints for Different Banks in Same Bank Group**

Current CMD \ Next CMD	ACTIVE	READ	WRITE	MASK WRITE	PRECHARGE
ACTIVE	RU(tRRD/tCK)	1	1	1	1
READ (BL16 or BL32)	1	BL/n	tRTW <sup>1</sup>	tRTW <sup>1</sup>	1
WRITE (BL16)	1	WL + BL/n <sub>max</sub> + RU(tWTR_L/tCK)	BL/n	BL/n <sub>max</sub>	1
WRITE (BL32)					
MASK WRITE (BL16)	1	WL + BL/n <sub>max</sub> + RU(tWTR_L/tCK)	BL/n	BL/n <sub>max</sub>	1
PRECHARGE	1	1	1	1	2

NOTE 1 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS\_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS\_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.

**Table 342 — Command Timing Constraints for Different Banks in Different Bank Group**

Current CMD \ Next CMD	ACTIVE	READ	WRITE	MASK WRITE	PRECHARGE
ACTIVE	RU(tRRD/tCK)	1	1	1	1
READ (BL16 or BL32)	1	BL/n	tRTW <sup>1</sup>	tRTW <sup>1</sup>	1
WRITE (BL16)	1	WL + BL/n <sub>min</sub> + RU(tWTR_S/tCK)	BL/n	BL/n	1
WRITE (BL32)					
MASK WRITE (BL16)	1	WL + BL/n <sub>min</sub> + RU(tWTR_S/tCK)	BL/n	BL/n	1
PRECHARGE	1	1	1	1	2

NOTE 1 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS\_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS\_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.

## 8.2 Command Timing constraints (cont'd)

**Table 343 — Command Timing Constraints for Same Banks in 8B Mode**

Next CMD Current CMD	ACTIVE	READ	WRITE	MASK WRITE	PRECHARGE
ACTIVE	Illegal	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRAS/tCK)
READ (BL32)	Illegal	BL/n	tRTW <sup>2</sup>	tRTW <sup>2</sup>	BL/n + RU(tRBTP/tCK) <sup>1</sup>
WRITE (BL32)	Illegal	WL + BL/n + RU(tWTR/tCK)	BL/n	4*BL/n	WL + BL/n + 1 + RU(tWR/tCK)
MASK WRITE (BL32)	Illegal	WL + BL/n + RU(tWTR/tCK)	BL/n	4*BL/n (4:1) 2*BL/n (2:1)	WL + BL/n + 1 + RU(tWR/tCK)
PRECHARGE	RU(tRP/tCK)	Illegal	Illegal	Illegal	2
NOTE 1 Refer to 7.4.4.					
NOTE 2 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.					

**Table 344 — Command Timing Constraints for Different Banks in 8B Mode**

Next CMD Current CMD	ACTIVE	READ	WRITE	MASK WRITE	PRECHARGE
ACTIVE	RU(tRRD/tCK)	1	1	1	1
READ (BL32)	1	BL/n	tRTW <sup>1</sup>	tRTW <sup>1</sup>	1
WRITE (BL32)	1	WL + BL/n + RU(tWTR/tCK)	BL/n	BL/n	1
MASK WRITE (BL32)	1	WL + BL/n + RU(tWTR/tCK)	BL/n	BL/n	1
PRECHARGE	1	1	1	1	2
NOTE 1 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.					

## 8.2 Command Timing Constraints (cont'd)

**Table 345 — Command Timing Constraints for Same Banks in 16B Mode**

Next CMD Current CMD	ACTIVE	READ	WRITE	MASK WRITE	PRECHARGE
ACTIVE	Illegal	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRAS/tCK)
READ (BL16 or BL32)	Illegal	BL/n	tRTW <sup>2</sup>	tRTW <sup>2</sup>	BL/n + RU(tRBTP/tCK) <sup>1</sup>
WRITE (BL16)	Illegal	WL + BL/n + RU(tWTR/tCK)	BL/n	4*BL/n	WL + BL/n + 1 + RU(tWR/tCK)
WRITE (BL32)				2.5*BL/n	
MASK WRITE (BL16)	Illegal	WL + BL/n + RU(tWTR/tCK)	BL/n	4*BL/n	WL + BL/n + 1 + RU(tWR/tCK)
PRECHARGE	RU(tRP/tCK)	Illegal	Illegal	Illegal	2
NOTE 1 Refer to 7.4.4.					
NOTE 2 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.					

**Table 346 — Command Timing Constraints for Different Banks in 16B Mode**

Next CMD Current CMD	ACTIVE	READ	WRITE	MASK WRITE	PRECHARGE
ACTIVE	RU(tRRD/tCK)	1	1	1	1
READ (BL16 or BL32)	1	BL/n	tRTW <sup>1</sup>	tRTW <sup>1</sup>	1
WRITE (BL16)	1	WL + BL/n + RU(tWTR/tCK)	BL/n	BL/n	1
WRITE (BL32)					
MASK WRITE (BL16)	1	WL + BL/n + RU(tWTR/tCK)	BL/n	BL/n	1
PRECHARGE	1	1	1	1	2
NOTE 1 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.					



### 8.2.1 Read to Write Timing (tRTW)

The Read to Write Timing (tRTW) varies depending on whether an enhanced NT-ODT control which the LPDDR5 SDRAM can be controlled NT-ODT timing for DQ and RDQS separately. Whether LPDDR5 SDRAM supports the enhanced NT-ODT control is described in MR0 OP[0]: NT-ODT Control.

- MR0 OP[0]=0<sub>B</sub>: SDRAM supports same NT-ODT turn on/off latency for DQ and RDQS.
- MR0 OP[0]=1<sub>B</sub>: SDRAM supports separate NT-ODT turn on/off latency for DQ and RDQS.

The Read to Write Timing also varies depending on following mode register setting.

- MR3 OP[4:3]: Bank/Bank Group Organization
- MR18: OP[7]: WCK to CK frequency ratio
- MR11 OP[2:0]: DQ Bus Receiver On-Die-Termination
- MR41 OP[7:5]: Non-Target DQ Bus Receiver On-Die-Termination
- MR20 OP[1:0]: Read DQS
- MR22 OP[5:4]: Write link ECC Control
- MR46 OP[2]: WCK-RDQS\_t/Parity Training
- MR26 OP[7]: Read/Write-based WCK-RDQS\_training mode

The read to write timing (tRTW) by above-mentioned MR setting is shown in the following tables.

### 8.2.2 Command Constraint from Read to Write Timing

#### 8.2.2.1 In Case of not Supporting Enhanced NT-ODT Control

The following tables is shown the command constraint from Read to Write timing when LPDDR5 SDRAM does not support the enhanced NT-ODT control which the LPDDR5 SDRAM can be controlled NT-ODT turn on/off timing for DQ and RDQS separately. In this case, 0<sub>B</sub> has been written in MR0 OP[0].

#### 8.2.2.1 In Case of not Supporting Enhanced NT-ODT Control (cont'd)

**Table 347 — Same/Different Banks in Same Bank Group (BG Mode)<sup>3</sup>**

[illegible]

### 8.2.2.1 In Case of not Supporting Enhanced NT-ODT Control (cont'd)

**Table 348 — Different Banks in Different Bank Group (BG Mode)<sup>3</sup>**

[illegible]

## 8.2.2.1 In Case of not Supporting Enhanced NT-ODT Control (cont'd)

Table 349 — Same/Different Banks in 16B/8B Mode

Use RDQS_t as Input	RDQS MR20 OP[1:0]	NT-ODT MR41 OP[7:5]:	ODT MR11 OP[2:0]:	CKR MR18: OP[7]:	tRTW	Unit	Note
Disable	Disable	Disable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Disable	Disable	Disable	4:1			
Disable	Disable	Enable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Disable	Enable	Disable	4:1			
Disable	Disable	Disable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon-RD(tODTon(min)/tCK)+1	nCK	1
Disable	Disable	Disable	Enable	4:1			
Disable	Disable	Enable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon-RD(tODTon(min)/tCK)+1	nCK	1
Disable	Disable	Enable	Enable	4:1			
Disable	Enable	Disable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Enable	Disable	Disable	4:1			
Disable	Enable	Enable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Enable	Enable	Disable	4:1			
Disable	Enable	Disable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon-RD(tODTon(min)/tCK)+1	nCK	1
Disable	Enable	Disable	Enable	4:1			
Disable	Enable	Enable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon-RD(tODTon(min)/tCK)+1+2	nCK	1
Disable	Enable	Enable	Enable	4:1			
Enable	Enable	Disable	Disable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL+1	nCK	1,2,3,4,5
Enable	Enable	Enable	Disable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL+1	nCK	1,2,3,4,5
Enable	Enable	Disable	Enable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon-RD(tODTon(min)/tCK)+1+1	nCK	1,2,3
Enable	Enable	Enable	Enable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon-RD(tODTon(min)/tCK)+1+1	nCK	1,2,3

NOTE 1 tWCK2DQO(max) is applied tWCK2DQO\_LF(max) or tWCK2DQO\_HF(max) depending on MR18 OP[3]: WCK Frequency Mode setting.  
MR18 OP[3]=0<sub>B</sub>: tWCK2DQO\_LF(max)  
MR18 OP[3]=1<sub>B</sub>: tWCK2DQO\_HF(max)

NOTE 2 Use RDQS\_t as input Enable: Write Link ECC: MR22 OP[5:4]=01<sub>B</sub> or FIFO RDQS Training: MR46 OP[2]=1<sub>B</sub> or -Read/Write-based WCK-RDQS\_training mode: MR26 OP[7]=1<sub>B</sub>.

NOTE 3 Use RDQS\_t as input Enable can be supported for CKR=4:1 only.

NOTE 4 Need to add 1nCK to tRTW in case of not "MR24 OP[2:0]=000<sub>B</sub> and MR24 OP[6:4]=000<sub>B</sub>" : (In case of DFEQL and/or DFEQU is enabled).

NOTE 5 Need to add 1nCK to tRTW in case of Per-pin DFE Control: MR41 OP[0]=1<sub>B</sub>: (In case of Per Pin DFE is enabled).

The following tables show the command constraint from Read to Write timing when LPDDR5 SDRAM supports the enhanced NT-ODT control which the LPDDR5 SDRAM can be controlled NT-ODT turn on/off timing for DQ and RDQS separately. In this case, 1<sub>B</sub> has been written in MR0 OP[0].

**Table 350 — Same/Different Banks in Same Bank Group (BG Mode)<sup>3</sup>**

[illegible]

#### 8.2.2.2 In Case of Supporting Enhanced NT-ODT Control (cont'd)

**Table 351 — Different Banks in Different Bank Group (BG Mode)<sup>3</sup>**

[illegible]

## 8.2.2.2 In Case of Supporting Enhanced NT-ODT Control (cont'd)

Table 352 — Same/Different Banks in 16B/8B Mode

Use RDQS_t as Input	RDQS MR20 OP[1:0]	NT-ODT MR41 OP[7:5]:	ODT MR11 OP[2:0]:	CKR MR18: OP[7]:	tRTW	Unit	Note
Disable	Disable	Disable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Disable	Disable	Disable	4:1			
Disable	Disable	Enable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Disable	Enable	Disable	4:1			
Disable	Disable	Disable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon- RD(tODTon(min)/tCK)+1	nCK	1
Disable	Disable	Disable	Enable	4:1			
Disable	Disable	Enable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon- RD(tODTon(min)/tCK)+1	nCK	1
Disable	Disable	Enable	Enable	4:1			
Disable	Enable	Disable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Enable	Disable	Disable	4:1			
Disable	Enable	Enable	Disable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL	nCK	1,4,5
Disable	Enable	Enable	Disable	4:1			
Disable	Enable	Disable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon- RD(tODTon(min)/tCK)+1	nCK	1
Disable	Enable	Disable	Enable	4:1			
Disable	Enable	Enable	Enable	2:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon- RD(tODTon(min)/tCK)+1	nCK	1
Disable	Enable	Enable	Enable	4:1			
Enable	Enable	Disable	Disable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL+1	nCK	1,2,3,4,5
Enable	Enable	Enable	Disable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)-WL+1	nCK	1,2,3,4,5
Enable	Enable	Disable	Enable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon- RD(tODTon(min)/tCK)+1+1	nCK	1,2,3
Enable	Enable	Enable	Enable	4:1	RL+BL/n+RU(tWCK2DQO(max)/tCK)+RD(tRPST/tCK)-ODTLon- RD(tODTon(min)/tCK)+1+1	nCK	1,2,3

NOTE 1 tWCK2DQO(max) is applied tWCK2DQO\_LF(max) or tWCK2DQO\_HF(max) depending on MR18 OP[3]: WCK Frequency Mode setting.  
MR18 OP[3]=0<sub>B</sub>: tWCK2DQO\_LF(max)  
MR18 OP[3]=1<sub>B</sub>: tWCK2DQO\_HF(max)

NOTE 2 Use RDQS\_t as input Enable: Write Link ECC: MR22 OP[5:4]=01<sub>B</sub> or FIFO RDQS Training: MR46 OP[2]=1<sub>B</sub> or -Read/Write-based WCK-RDQS\_training mode: MR26 OP[7]=1<sub>B</sub>.

NOTE 3 Use RDQS\_t as input Enable can be supported for CKR=4:1 on

NOTE 4 Need to add 1nCK to tRTW in case of not "MR24 OP[2:0]=000<sub>B</sub> and MR24 OP[6:4]=000<sub>B</sub>" :(In case of DFEQL and/or DFEQU is enabled).

NOTE 5 Need to add 1nCK to tRTW in case of Per-pin DFE Control:MR41 OP[0]=1<sub>B</sub>: (In case of Per Pin DFE is enabled).

### 8.3 Auto Precharge Command Timing Constraints

**Table 353 — Auto Precharge Command Timing Constraints for Same Banks in Same Bank Group**

Next CMD Current CMD	ACTIVE	READ with or without AP	WRITE with or without AP	MASK WRITE with or without AP	PRECHARGE or PRECHARGE ALL
READ with AP (BL16 or BL32)	$BL/n_{min} + nRBTP^1 + RU(tRP_{pb}/tCK)$	illegal	illegal	illegal	$BL/n_{min} + nRBTP^1$
WRITE with AP (BL16 or BL32)	$WL + BL/n_{min} + 1 + nWR + RU(tRP_{pb}/tCK)$	illegal	illegal	illegal	$WL + BL/n_{min} + 1 + nWR$
MASK WRITE with AP (BL16)	$WL + BL/n_{min} + 1 + nWR + RU(tRP_{pb}/tCK)$	illegal	illegal	illegal	$WL + BL/n_{min} + 1 + nWR$
NOTE 1 Refer to READ burst end to PRECHARGE delay ( $tRBTP$ ).					

**Table 354 — Command Timing Constraints for Different Banks in Same Bank Group**

Next CMD Current CMD	ACTIVE	READ with or without AP	WRITE with or without AP	MASK WRITE with or without AP	PRECHARGE <sup>1</sup>
READ with AP (BL16 or BL32)	1	BL/n	$tRTW^2$	$tRTW^2$	1
WRITE with AP (BL16)	1	$WL + BL/n_{max} + RU(tWTR\_L/tCK)$	BL/n	BL/n <sub>max</sub>	1
WRITE with AP (BL32)					
MASK WRITE with AP (BL16)	1	$WL + BL/n_{max} + RU(tWTR\_L/tCK)$	BL/n	BL/n <sub>max</sub>	1
NOTE 1 In case the next command is PRECHARGE ALL, PRECHARGE ALL command timing in Same Banks in Same Bank Group (Table 353) is applied.					
NOTE 2 Read to Write Timing ( $tRTW$ ) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing ( $tRTW$ ) tables in 8.2.2.					



### 8.3 Auto Precharge Command Timing Constraints (cont'd)

Table 355 — Command Timing Constraints for Different Banks in Different Bank Group

Current CMD \ Next CMD	ACTIVE	READ with or without AP	WRITE with or without AP	MASK WRITE with or without AP	PRECHARGE <sup>1</sup>
READ with AP (BL16 or BL32)	1	BL/n	tRTW <sup>2</sup>	tRTW <sup>2</sup>	1
WRITE with AP (BL16)	1	WL + BL/n_min + RU(tWTR_S/tCK)	BL/n	BL/n	1
WRITE with AP (BL32)					
MASK WRITE with AP (BL16)	1	WL + BL/n_min + RU(tWTR_S/tCK)	BL/n	BL/n	1
<p>NOTE 1 In case the next command is PRECHARGE ALL, PRECHARGE ALL command timing in Same Banks in Same Bank Group (Table 353) is applied.</p> <p>NOTE 2 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.</p>					

### 8.3 Auto Precharge Command Timing Constraints (cont'd)

**Table 356 — Command Timing Constraints for Same Banks in 8B Mode**

Next CMD Current CMD	ACTIVE	READ with or without AP	WRITE with or without AP	MASK WRITE with or without AP	PRECHARGE or PRECHARGE ALL
READ with AP (BL32)	$BL/n + nRBTP^1 + RU(tRPpb/tCK)$	illegal	illegal	illegal	$BL/n + nRBTP^1$
WRITE with AP (BL32)	$WL + BL/n + 1 + nWR + RU(tRPpb/tCK)$	illegal	illegal	illegal	$WL + BL/n + 1 + nWR$
MASK WRITE with AP (BL32)	$WL + BL/n + 1 + nWR + RU(tRPpb/tCK)$	illegal	illegal	illegal	$WL + BL/n + 1 + nWR$
NOTE 1 Refer to READ burst end to PRECHARGE delay (tRBTP).					

**Table 357 — Command Timing Constraints for Different Banks in 8B Mode**

Next CMD Current CMD	ACTIVE	READ with or without AP	WRITE with or without AP	MASK WRITE with or without AP	PRECHARGE <sup>1</sup>
READ with AP (BL32)	1	$BL/n$	$tRTW^2$	$tRTW^2$	1
WRITE with AP (BL32)	1	$WL + BL/n + RU(tWTR/tCK)$	$BL/n$	$BL/n$	1
MASK WRITE with AP (BL32)	1	$WL + BL/n + RU(tWTR/tCK)$	$BL/n$	$BL/n$	1
NOTE In case the next command is PRECHARGE ALL, PRECHARGE ALL command timing in Same Banks in 8B Mode Table 356 is applied.					
NOTE 2 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.					

### 8.3 Auto Precharge Command Timing Constraints (cont'd)

**Table 358 — Command Timing Constraints for Same Banks in 16B Mode**

Next CMD Current CMD	ACTIVE	READ with or without AP	WRITE with or without AP	MASK WRITE with or without AP	PRECHARGE or PRECHARGE ALL
READ with AP (BL16 or BL32)	$BL/n + nRBTP^1 + RU(tRPpb/tCK)$	illegal	illegal	illegal	$BL/n + nRBTP^1$
WRITE with AP (BL16 or BL32)	$WL + BL/n + 1 + nWR + RU(tRPpb/tCK)$	illegal	illegal	illegal	$WL + BL/n + 1 + nWR$
MASK WRITE with AP (BL16)	$WL + BL/n + 1 + nWR + RU(tRPpb/tCK)$	illegal	illegal	illegal	$WL + BL/n + 1 + nWR$
NOTE 1 Refer to READ burst end to PRECHARGE delay (tRBTP).					

**Table 359 — Command Timing Constraints for Different Banks in 16B Mode**

Next CMD Current CMD	ACTIVE	READ with or without AP	WRITE with or without AP	MASK WRITE with or without AP	PRECHARGE <sup>1</sup>
READ with AP (BL16 or BL32)	1	BL/n	tRTW <sup>2</sup>	tRTW <sup>2</sup>	1
WRITE with AP (BL16 or BL32)	1	$WL + BL/n + RU(tWTR/tCK)$	BL/n	BL/n	1
MASK WRITE with AP (BL16)	1	$WL + BL/n + RU(tWTR/tCK)$	BL/n	BL/n	1
NOTE 1 In case the next command is PRECHARGE ALL, PRECHARGE ALL command timing in Same Banks in 16B Mode Table 358 is applied.					
NOTE 2 Read to Write Timing (tRTW) varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to the Read to Write Timing (tRTW) tables in 8.2.2.					

## 8.4 CAS Command Timing Constraints

Table 360 — CAS(WS\_FS) Command Timing Constraints<sup>3</sup>

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
CAS (WS_FS=1, WS_WR=0, WS_RD=0)	POWER DOWN ENTRY (PDE)	tCMDPD	-	
	ACTIVATE-1 (ACT-1)	1	-	
	ACTIVATE-2 (ACT-2)	1	-	2
	PRECHARGE (PRE) (Per Bank, All Banks)	1	-	
	REFRESH (REF) (Per Bank, All Banks)	1	-	
	MASK WRITE (MWR)	1	-	4
	WRITE (WR/WR16/WR32)	1	-	4
	READ (RD/RD16/RD32)	1	-	4
	CAS (WS_WR)	illegal	illegal	1
	CAS (WS_RD)	illegal	illegal	1
	CAS (WS_FS)	illegal	illegal	1
	CAS (WS_OFF)	Max(6nCK, "tWCKENL_FS + tWCKPRE_Static")	-	4
	CAS (DC0-3)	2	-	
	CAS (WRX)	2	-	
	CAS (B3)	2	-	
	MULTI PURPOSE COMMAND (MPC)	1	-	
	SELF REFRESH ENTRY (SRE)	1	-	
	SELF REFRESH EXIT (SRX)	1	-	
	DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)	tCMDPD	-	
	MODE REGISTER WRITE-1 (MRW-1)	1	-	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	MODE REGISTER READ (MRR)	1	-	4
	WRITE FIFO (WFF)	1	-	4
	READ FIFO (RFF)	1	-	4
	READ DQ CALIBRATION (RDC)	1	-	4
<p>NOTE 1 Duplicated WCK2CK SYNC initiation is illegal.</p> <p>NOTE 2 It is illegal unless an ACT-1 command is issued before the current command (CAS-WS_FS).</p> <p>NOTE 3 When CAS-FAST_SYNC (WS_FS=1, WS_WR=0, WS_RD=0) is issued, other CAS operands (DC0-3, WRX, B3) shall be "0".</p> <p>NOTE 4 Valid WCK input is required until next command is issued. CAS(WS_OFF) should be issued to terminate WCK2CK SYNC operation started by current command, CAS(WS_FS) if not followed by Mask Write, Write, Read, MRR, WFF, RFF, or RDC.</p>				

## 8.4 CAS Command Timing Constraints (cont'd)

Table 361 — CAS(WS\_WR) Command Timing Constraints<sup>1</sup>

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
CAS (WS_WR=1, WS_FS=0, WS_RD=0)	POWER DOWN ENTRY (PDE)	illegal	illegal	
	ACTIVATE-1 (ACT-1)	illegal	illegal	
	ACTIVATE-2 (ACT-2)	illegal	illegal	
	PRECHARGE (PRE) (Per Bank, All Banks)	illegal	illegal	
	REFRESH (REF) (Per Bank, All Banks)	illegal	illegal	
	MASK WRITE (MWR)	1	1	2
	WRITE (WR/WR16/WR32)	1	1	2
	READ (RD/RD16/RD32)	illegal	illegal	
	CAS (WS_WR)	illegal	illegal	
	CAS (WS_RD)	illegal	illegal	
	CAS (WS_FS)	illegal	illegal	
	CAS (WS_OFF)	illegal	illegal	
	CAS (DC0-3)	illegal	illegal	
	CAS (WRX)	illegal	illegal	
	CAS (B3)	illegal	illegal	
	MULTI PURPOSE COMMAND (MPC)	illegal	illegal	
	SELF REFRESH ENTRY (SRE)	illegal	illegal	
	SELF REFRESH EXIT (SRX)	illegal	illegal	
	DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)	illegal	illegal	
	MODE REGISTER WRITE-1 (MRW-1)	illegal	illegal	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	MODE REGISTER READ (MRR)	illegal	illegal	
	WRITE FIFO (WFF)	1	1	
	READ FIFO (RFF)	illegal	illegal	
	READ DQ CALIBRATION (RDC)	illegal	illegal	
NOTE 1 A CAS(WS_WR) command shall be followed by a MWR/WR/WR16/WR32/WFF command immediately without any command in between.				
NOTE 2 When CAS(WS_WR=1, WS_RD=0, WS_FS=0) is issued, CAS operands (DC0-3 or WRX) can be applied together. Another CAS operand (B3) shall be "0".				

## 8.4 CAS Command Timing Constraints (cont'd)

**Table 362 — CAS(WS\_RD) Command Timing Constraints<sup>1</sup>**

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
CAS (WS_RD=1, WS_WR=0, WS_FS=0)	POWER DOWN ENTRY (PDE)	illegal	illegal	
	ACTIVATE-1 (ACT-1)	illegal	illegal	
	ACTIVATE-2 (ACT-2)	illegal	illegal	
	PRECHARGE (PRE) (Per Bank, All Banks)	illegal	illegal	
	REFRESH (REF) (Per Bank, All Banks)	illegal	illegal	
	MASK WRITE (MWR)	illegal	illegal	
	WRITE (WR/WR16/WR32)	illegal	illegal	
	READ (RD/RD16/RD32)	1	1	2
	CAS (WS_WR)	illegal	illegal	
	CAS (WS_RD)	illegal	illegal	
	CAS (WS_FS)	illegal	illegal	
	CAS (WS_OFF)	illegal	illegal	
	CAS (DC0-3)	illegal	illegal	
	CAS (WRX)	illegal	illegal	
	CAS (B3)	illegal	illegal	
	MULTI PURPOSE COMMAND (MPC)	illegal	illegal	
	SELF REFRESH ENTRY (SRE)	illegal	illegal	
	SELF REFRESH EXIT (SRX)	illegal	illegal	
	DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)	illegal	illegal	
	MODE REGISTER WRITE-1 (MRW-1)	illegal	illegal	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	MODE REGISTER READ (MRR)	1	1	
	WRITE FIFO (WFF)	illegal	illegal	
	READ FIFO (RFF)	1	1	
	READ DQ CALIBRATION (RDC)	1	1	
NOTE 1 A CAS(WS_RD) command shall be followed by a MRR/RD/RD16/RD32/RFF/RDC command immediately without any command in between.				
NOTE 2 When CAS(WS_RD=1, WS_WR=0, WS_FS=0) is issued, CAS operands (B3) can be applied together. Other CAS operands (DC0-3, WRX) shall be "0".				

## 8.4 CAS Command Timing Constraints (cont'd)

Table 363 — CAS(WS\_OFF) Command Timing Constraints

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
CAS (WS_OFF: WS_FS=1, WS_WR=1, WS_RD=1)	POWER DOWN ENTRY (PDE)	tCMDPD	-	
	ACTIVATE-1 (ACT-1)	1	-	
	ACTIVATE-2 (ACT-2)	1	-	1
	PRECHARGE (PRE) (Per Bank, All Banks)	1	-	
	REFRESH (REF) (Per Bank, All Banks)	1	-	
	MASK WRITE (MWR)	illegal	illegal	
	WRITE (WR/WR16/WR32)	illegal	illegal	
	READ (RD/RD16/RD32)	illegal	illegal	
	CAS (WS_WR)	3	-	
	CAS (WS_RD)	3	-	
	CAS (WS_FS)	3	-	
	CAS (WS_OFF)	illegal	-	
	CAS (DC0-3)	3	-	2
	CAS (WRX)	3	-	
	CAS (B3)	3	-	2
	MULTI PURPOSE COMMAND (MPC)	1	-	
	SELF REFRESH ENTRY (SRE)	1	-	
	SELF REFRESH EXIT (SRX)	1	-	
	DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)	tCMDPD	-	
	MODE REGISTER WRITE-1 (MRW-1)	1	-	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	MODE REGISTER READ (MRR)	illegal	illegal	
	WRITE FIFO (WFF)	illegal	illegal	
	READ FIFO (RFF)	illegal	illegal	
	READ DQ CALIBRATION (RDC)	illegal	illegal	
NOTE 1 It is illegal unless an ACT-1 command is issued before the current command (CAS-WS_FS).				
NOTE 2 New WCK2CK SYNC should be initiated together. If not, it is illegal.				

## 8.4 CAS Command Timing Constraints (cont'd)

Table 364 — CAS(DC0-3), CAS(WRX) Command Timing Constraints

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
CAS (DC0-3) or CAS (WRX)	POWER DOWN ENTRY (PDE)	illegal	illegal	
	ACTIVATE-1 (ACT-1)	illegal	illegal	
	ACTIVATE-2 (ACT-2)	illegal	illegal	
	PRECHARGE (PRE) (Per Bank, All Banks)	illegal	illegal	
	REFRESH (REF) (Per Bank, All Banks)	illegal	illegal	
	MASK WRITE (MWR)	illegal	illegal	
	WRITE (WR/WR16/WR32)	1	1	1, 2
	READ (RD/RD16/RD32)	illegal	illegal	
	CAS (WS_WR)	illegal	illegal	3
	CAS (WS_RD)	illegal	illegal	3
	CAS (WS_FS)	illegal	illegal	3
	CAS (WS_OFF)	illegal	illegal	
	CAS (DC0-3)	illegal	illegal	
	CAS (WRX)	illegal	illegal	
	CAS (B3)	illegal	illegal	
	MULTI PURPOSE COMMAND (MPC)	illegal	illegal	
	SELF REFRESH ENTRY (SRE)	illegal	illegal	
	SELF REFRESH EXIT (SRX)	illegal	illegal	
	DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)	illegal	illegal	
	MODE REGISTER WRITE-1 (MRW-1)	illegal	illegal	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	MODE REGISTER READ (MRR)	illegal	illegal	
	WRITE FIFO (WFF)	illegal	illegal	
	READ FIFO (RFF)	illegal	illegal	
	READ DQ CALIBRATION (RDC)	illegal	illegal	
NOTE 1 Data Copy and WRITE X functions are mutually exclusive.				
NOTE 2 CAS(DC0-3) or CAS(WRX) command should be followed by a WRITE command (WR/WR16/WR32) immediately without any command in between.				
NOTE 3 WCK2CK SYNC should be initiated before issuing CAS(DC0-3). Duplicated CAS-WCK2CK SYNC initiation is illegal.				



## 8.4 CAS Command Timing Constraints (cont'd)

Table 365 — CAS(B3) Command Timing Constraints

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
CAS (B3=1)	POWER DOWN ENTRY (PDE)	illegal	illegal	
	ACTIVATE-1 (ACT-1)	illegal	illegal	
	ACTIVATE-2 (ACT-2)	illegal	illegal	
	PRECHARGE (PRE) (Per Bank, All Banks)	illegal	illegal	
	REFRESH (REF) (Per Bank, All Banks)	illegal	illegal	
	MASK WRITE (MWR)	illegal	illegal	
	WRITE (WR/WR16/WR32)	illegal	illegal	
	READ (RD/RD16/RD32)	1	1	2
	CAS (WS_WR)	illegal	illegal	
	CAS (WS_RD)	illegal	illegal	
	CAS (WS_FS)	illegal	illegal	
	CAS (WS_OFF)	illegal	illegal	
	CAS (DC0-3)	illegal	illegal	
	CAS (WRX)	illegal	illegal	
	CAS (B3)	illegal	illegal	
	MULTI PURPOSE COMMAND (MPC)	illegal	illegal	
	SELF REFRESH ENTRY (SRE)	illegal	illegal	
	SELF REFRESH EXIT (SRX)	illegal	illegal	
	DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)	illegal	illegal	
	MODE REGISTER WRITE-1 (MRW-1)	illegal	illegal	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	MODE REGISTER READ (MRR)	illegal	illegal	1
	WRITE FIFO (WFF)	illegal	illegal	
	READ FIFO (RFF)	illegal	illegal	1
	READ DQ CALIBRATION (RDC)	illegal	illegal	1
NOTE 1 Burst Start Address (B3) is not valid in MRR, RFF and RDC operations.				
NOTE 2 CAS(B3) command should be followed by a READ command (RD/RD16/RD32) immediately without any command in between.				

## 8.4 CAS Command Timing Constraints (cont'd)

**Table 366 — CAS(W<sub>S</sub>\_FS), CAS(W<sub>S</sub>\_WR), CAS(W<sub>S</sub>\_RD), CAS(W<sub>S</sub>\_OFF) Command Timing Constraints**

Current Command	Next Command	Timing Constraints (nCK)		Note	
		Min	Max		
POWER DOWN ENTRY (PDE)	CAS(WS_FS) or CAS(WS_WR) or CAS(WS_RD) or CAS(WS_OFF)	illegal	illegal		
ACTIVATE-1 (ACT-1)		1	-		
ACTIVATE-2 (ACT-2)		1	-		
PRECHARGE (PRE) (Per Bank, All Banks)		1	-		
REFRESH (REF) (Per Bank, All Banks)		1	-		
MASK WRITE (MWR)		$WL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	2	
WRITE (WR/WR16/WR32)		$WL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	2	
READ (RD/RD16/RD32)		$RL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	2	
CAS (WS_WR)		illegal	illegal	3	
CAS (WS_RD)		illegal	illegal	3	
CAS (WS_FS)		illegal	illegal	3	
CAS (WS_OFF)		3	-	1, 10	
CAS (DC0-3)		illegal	illegal	3, 4	
CAS (WRX)		illegal	illegal	3, 4	
CAS (B3)		illegal	illegal	3, 4	
MULTI PURPOSE COMMAND (MPC)		1	-		
SELF REFRESH ENTRY (SRE)		1	-		
SELF REFRESH EXIT (SRX)		1	-		
DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)		illegal	illegal		
MODE REGISTER WRITE-1 (MRW-1)		illegal	illegal		
MODE REGISTER WRITE-2 (MRW-2)		tMRD	-		
MODE REGISTER READ (MRR)		$RL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	2	
WRITE FIFO (WFF)		$WL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	2, 7, 9	
READ FIFO (RFF)		$Max[(tTRRD-1), (RL + BL/n\_max + RD(tWCKPST/tCK) + 1)]$ or $Max[(tRTW-1), (RL + BL/n\_max + RD(tWCKPST/tCK) + 1)]$	-	2, 5, 8, 9	
READ DQ CALIBRATION (RDC)		$Max[(tTRRD-1), (RL + BL/n\_max + RD(tWCKPST/tCK) + 1)]$	-	2, 6, 8, 9	
NOTE 1 Duplicated WCK2CK SYNC OFF is illegal.					
NOTE 2 WCK2CK SYNC automatic off timing delay from a current command (RD, WR, MWR, MRR, WFF, RFF, RDC) is “WL (or RL) + BL/n_max + RD(tWCKPST/tCK)”.					
NOTE 3 Duplicated WCK2CK SYNC initiation is illegal.					
NOTE 4 WCK2CK SYNC should be initiated together or before issuing CAS(DC0-3) or CAS(WRX) or CAS(B3) command.					
NOTE 5 “tTRRD-1” timing (min) is applied to “CAS(WS_FS/WS_RD) + RD/MRR/RDC” or “CAS(WS_FS/WS_WR) + WR/MWR”. “tRTW-1” timing(min) is applied in case of “CAS(WS_FS/WS_WR) + WFF”.					
NOTE 6 “CAS(WS_FS/WS_RD) + RFF” is not allowed.					
NOTE 7 For CAS(WS_OFF), the min timing should be “WL + BL/n_max + RD(tWCKPST/tCK) + 1”.					
NOTE 8 For CAS(WS_OFF), the min timing should be “RL + BL/n_max + RD(tWCKPST/tCK) + 1”.					
NOTE 9 Refer to 8.2 for information on timing constraints for training commands.					
NOTE 10 CAS(WS_OFF) to CAS(WS_OFF) is illegal. Refer to Table 363 for the CAS (WS_OFF) command timing constraints.					

## 8.4 CAS Command Timing Constraints (cont'd)

Table 367 — CAS(DC0-3), CAS(WRX) Command Timing Constraints<sup>5</sup>

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
POWER DOWN ENTRY (PDE)	CAS(DC0-3) or CAS(WRX)	illegal	illegal	
ACTIVATE-1 (ACT-1)		1	-	
ACTIVATE-2 (ACT-2)		1	-	
PRECHARGE (PRE) (Per Bank, All Banks)		1	-	
REFRESH (REF) (Per Bank, All Banks)		1	-	
MASK WRITE (MWR)		BL/n -1	-	1
WRITE (WR/WR16/WR32)		BL/n - 1	-	1
READ (RD/RD16/RD32)		$RL + BL/n\_max + RU(tWCK2DQO(max) /tCK) - WL - 1$	-	1, 3, 4
CAS (WS_WR)		illegal	illegal	
CAS (WS_RD)		illegal	illegal	
CAS (WS_FS)		2	TBD	
CAS (WS_OFF)		3	-	2
CAS (DC0-3)		illegal	illegal	
CAS (WRX)		illegal	illegal	
CAS (B3)		illegal	illegal	
MULTI PURPOSE COMMAND (MPC)		1	-	
SELF REFRESH ENTRY (SRE)		illegal	illegal	
SELF REFRESH EXIT (SRX)		tXSR	-	
DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)		illegal	illegal	
MODE REGISTER WRITE-1 (MRW-1)		illegal	illegal	
MODE REGISTER WRITE-2 (MRW-2)		tMRD	-	
MODE REGISTER READ (MRR)		$RL + BL/n\_max + RU(tWCK2DQO(max) /tCK) - WL + 1$	-	1
WRITE FIFO (WFF)		illegal	illegal	1
READ FIFO (RFF)		tRTRRD - 1	-	1
READ DQ CALIBRATION (RDC)		tRTRRD - 1	-	1
NOTE 1		Refer to 8.2 for information on LPDDR5 command timing constraints.		
NOTE 2	New WCK2CK SYNC should be initiated together with CAS(DC0-3) or CAS(WRX). If not, it is illegal.			
NOTE 3	In case of DQ ODT enabled, READ-CAS(DC0-3/WRX) min timing should be “RL + BL/n_max + RU(tWCK2DQO(max) /tCK) – ODTLon – RD(tODTon(min)/tCK)”.			
NOTE 4	“RL + BL/n_min + RU(tWCK2DQO(max) /tCK) – WL –1” is applied in case of different Banks in different Bank Groups @ BG mode. Refer to 8.2.1 for information on LPDDR5 READ-WRITE command timing constraints.			
NOTE 5	Data Copy and WRITE X functions are mutually exclusive.			

## 8.4 CAS Command Timing Constraints (cont'd)

Table 368 — CAS(B3) Command Timing Constraints

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
POWER DOWN ENTRY (PDE)	CAS(B3)	illegal	illegal	
ACTIVATE-1 (ACT-1)		1	-	
ACTIVATE-2 (ACT-2)		1	-	
PRECHARGE (PRE) (Per Bank, All Banks)		1	-	
REFRESH (REF) (Per Bank, All Banks)		1	-	
MASK WRITE (MWR)		$WL + BL/n\_max + RU(tWTR/tCK) - 1$	-	1, 3, 4
WRITE (WR/WR16/WR32)		$WL + BL/n\_max + RU(tWTR/tCK) - 1$	-	1, 3, 4
READ (RD/RD16/RD32)		$BL/n - 1$	-	1
CAS (WS_WR)		illegal	illegal	
CAS (WS_RD)		illegal	illegal	
CAS (WS_FS)		2	TBD	
CAS (WS_OFF)		3	-	2
CAS (DC0-3)		illegal	illegal	
CAS (WRX)		illegal	illegal	
CAS (B3)		illegal	illegal	
MULTI PURPOSE COMMAND (MPC)		1	-	
SELF REFRESH ENTRY (SRE)		illegal	illegal	
SELF REFRESH EXIT (SRX)		tXSR	-	
DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)		illegal	illegal	
MODE REGISTER WRITE-1 (MRW-1)		illegal	illegal	
MODE REGISTER WRITE-2 (MRW-2)		tMRD	-	
MODE REGISTER READ (MRR)		$RL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	1
WRITE FIFO (WFF)		illegal	illegal	1
READ FIFO (RFF)		tRTRRD - 1	-	1
READ DQ CALIBRATION (RDC)		tRTRRD - 1	-	1
NOTE 1	Refer to 8.2 for information on LPDDR5 command timing constraints.			
NOTE 2	New WCK2CK SYNC should be initiated together with CAS(B3). If not, it is illegal.			
NOTE 3	tWTR in 8B/16B modes, tWTR_S in case of different BG in a BG mode, tWTR_L in case of same BG in a BG mode.			
NOTE 4	“WL + BL/n_min + RU(tWTR/tCK) – 1” is applied in case of different Banks in different Bank Groups @ BG mode. Refer to 8.2.1 for information on LPDDR5 READ-WRITE command timing constraints.			

## 8.4 CAS Command Timing Constraints (cont'd)

Table 369 — CAS(WCKSUS) Command Timing Constraints<sup>1,3</sup>

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
CAS(WCKSUS)	POWER DOWN ENTRY (PDE)	tCMDPD	-	
	ACTIVATE-1 (ACT-1)	1	-	
	ACTIVATE-2 (ACT-2)	1	-	
	PRECHARGE (PRE) (Per Bank, All Banks)	1	-	
	REFRESH (REF) (Per Bank, All Banks)	1	-	
	MASK WRITE (MWR)	4	-	
	WRITE (WR/WR16/WR32)	4	-	
	READ (RD/RD16/RD32)	4	-	
	CAS (WS_WR)	illegal	illegal	2
	CAS (WS_RD)	illegal	illegal	2
	CAS (WS_FS)	illegal	illegal	2
	CAS (WS_OFF)	1	-	
	CAS (DC0-3)	3	-	
	CAS (WRX)	3	-	
	CAS (B3)	3	-	
	MULTI PURPOSE COMMAND (MPC)	1	-	
	SELF REFRESH ENTRY (SRE)	1	-	
	SELF REFRESH EXIT (SRX)	1	-	4
	DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)	1	-	
	MODE REGISTER WRITE-1 (MRW-1)	1	-	
	MODE REGISTER WRITE-2 (MRW-2)	illegal	illegal	
	MODE REGISTER READ (MRR)	4	-	
	WRITE FIFO (WFF)	4	-	
	READ FIFO (RFF)	4	-	
	READ DQ CALIBRATION (RDC)	4	-	
NOTE 1	CAS(WCKSUS) command is allowed to issue only when MR0 OP[2]=1 <sub>B</sub> (Enhanced WCK Always On mode supported) and MR18 OP[4]= 1 <sub>B</sub> (WCK Always On mode enabled). Issuing CAS(WCKSUS) command is prohibited when the Enhanced WCK Always On mode is not supported (MR0 OP[2]=0 <sub>B</sub> ).			
NOTE 2	Duplicated WCK2CK SYNC initiation is illegal.			
NOTE 3	Command timing delay between the previous command of CAS(WCKSUS) and “Next Command” should be compliant to LPDDR5 command timing constraints.			
NOTE 4	SRE command shall be issued before CAS(WCKSUS). If not, it is illegal.			

## 8.4 CAS Command Timing Constraints (cont'd)

Table 370 — CAS(WCKSUS) Command Timing Constraints<sup>1</sup>

Current Command	Next Command	Timing Constraints (nCK)		Note
		Min	Max	
POWER DOWN ENTRY (PDE)	CAS(WCKSUS)	illegal	illegal	
ACTIVATE-1 (ACT-1)		1	-	
ACTIVATE-2 (ACT-2)		1	-	
PRECHARGE (PRE) (Per Bank, All Banks)		1	-	
REFRESH (REF) (Per Bank, All Banks)		1	-	
MASK WRITE (MWR)		$WL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	
WRITE (WR/WR16/WR32)		$WL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	
READ (RD/RD16/RD32)		$RL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	
CAS (WS_WR)		illegal	illegal	
CAS (WS_RD)		illegal	illegal	
CAS (WS_FS)		$tWCKENL\_FS + tWCKPRE\_Static + 2$	-	
CAS (WS_OFF)		illegal	illegal	
CAS (DC0-3)		illegal	illegal	
CAS (WRX)		illegal	illegal	
CAS (B3)		illegal	illegal	
MULTI PURPOSE COMMAND (MPC)		1	-	
SELF REFRESH ENTRY (SRE)		1	-	
SELF REFRESH EXIT (SRX)		1	-	
DEEP SLEEP MODE ENTRY (SRE w/ DSM=H)		illegal	illegal	
MODE REGISTER WRITE-1 (MRW-1)		illegal	illegal	
MODE REGISTER WRITE-2 (MRW-2)		tMRD	-	
MODE REGISTER READ (MRR)		$RL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	
WRITE FIFO (WFF)		illegal	illegal	
READ FIFO (RFF)		$RL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	
READ DQ CALIBRATION (RDC)		$RL + BL/n\_max + RD(tWCKPST/tCK) + 1$	-	
NOTE 1 CAS(WCKSUS) command is allowed to issue only when MR0 OP[2]=1 <sub>B</sub> (Enhanced WCK Always On mode supported) and MR18 OP[4]= 1 <sub>B</sub> (WCK Always On mode enabled). Issuing CAS(WCKSUS) command is prohibited when the Enhanced WCK Always On mode is not supported (MR0 OP[2]=0 <sub>B</sub> ).				

## 8.5 Training Related Timing Constraints

LPDDR5-SDRAMs can enter the Read or Write training state by issuing such as WRITE FIFO, READ FIFO and READ DQ Calibration. For those training commands that Read or Write the SDRAM, read latency (RL) and write latency (WL) are counted from the rising CK edge of each training command with the same timing relationship as any normal Read or Write command. Also, WCK synchronization should be applied in a same manner as normal Read or Write operation. WRITE FIFO, READ FIFO and READ DQ Calibration have a command burst length 16 regardless of bank group, 16bank or 8bank mode.

**Table 371 —Training-Related Timing Constraints**

Previous Command	Next Command	Min Delay	Unit	Note
WR/WR32/MWR/WRX	WRITE FIFO	tWRWTR	nCK	1,5
	READ FIFO	Not Allowed	-	2
	READ DQ Calibration	WL+BL/n_max +RU(tWTR/tCK)	nCK	5
RD/RD32/MRR	WRITE FIFO	tRTRRD	nCK	3,5
	READ FIFO	Not Allowed	-	2
	READ DQ Calibration	tRTRRD	nCK	3,5
WRITE FIFO	WR/WR32/MWR/WRX	Not Allowed	-	2
	WRITE FIFO	2 @ CK:WCK=1:4 4 @ CK:WCK=1:2	nCK	
	RD/RD32/MRR	Not Allowed	-	2
	READ FIFO	Max(3nCK, WL+BL/n_max-RL +Max[RU(10ns/tCK), 4nCK]) @ NT-ODT disabled (MR11 OP[3]=0 <sub>B</sub> )  Max(3nCK, WL+BL/n_max- RL+RU[tODToff(max)/tCK] +Max[RU(10ns/tCK), 4nCK]) @ NT-ODT enabled (MR11 OP[3]=1 <sub>B</sub> )	nCK	5
	READ DQ Calibration	Not Allowed	-	2
READ FIFO	WR/WR32/MWR/WRX	tRTRRD	nCK	3,5
	WRITE FIFO	tRTW	nCK	4,5,6
	RD/RD32/MRR	tRTRRD	nCK	3,5
	READ FIFO	2 @ CK:WCK=1:4 4 @ CK:WCK=1:2	nCK	
	READ DQ Calibration	tRTRRD	nCK	3,5
READ DQ Calibration	WR/WR32/MWR/WRX	tRTRRD	nCK	3,5
	WRITE FIFO	tRTRRD	nCK	3,5
	RD/RD32/MRR	tRTRRD	nCK	3,5
	READ FIFO	Not Allowed	-	2
	READ DQ Calibration	2 @ CK:WCK=1:4 4 @ CK:WCK=1:2	nCK	
<p>NOTE 1 tWRWTR = WL + BL/n_max + MAX[RU(7.5ns/tCK),4nCK]</p> <p>NOTE 2 No commands are allowed between WRITE FIFO and READ FIFO except MRW commands related to training parameter and CAS command related with WCK2CK SYNC operation.</p> <p>NOTE 3 tRTRRD = RL + BL/n_max + MAX[RU(7.5ns/tCK),4nCK]</p> <p>NOTE 4 tRTW is TBD and has different value based on ODT state.</p> <p>NOTE 5 CAS command may be needed for WCK sync prior to "Next Command"</p> <p>NOTE 6 In BG mode, tRTW applies the value of the table named "Different Banks in Different Bank Group (BG Mode)".</p>				

## 8.6 MRR/MRW Timing Constraints

Table 372 — MRR/MRW Timing Constraints: DQ ODT and NT-ODT is Disable

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Note
MRR	MRR	tMRR		2
	RD/RDA	RL +BL/n_max + RD(tWCKPST/tCK) +2		2
	WR/WRA/MWR/M WRA	tRTW + 2	nCK	1,3
	MRW	RL +BL/n_max+ Max[ RU(tWCK2DQO(max)/tCK), RD(tWCKPST(max)/tCK) ] + 2	nCK	1
RD/RDA	MRR	RL +BL/n_max + RD(tWCKPST/tCK) +2	nCK	1
WR/WRA/MWR/M WRA		WL+BL/n_max +RU(tWTR/tCK)	nCK	1,2,4
MRW		tMRD		
Power Down Exit		tXP + tMRRI		
MRW	RD/RDA	tMRD		
	WR/WRA/MWR/M WRA	tMRD		
	MRW	tMRW		
RD/RD FIFO/RD DQ CAL	MRW	RL+RU(tWCK2DQO(max)/tCK)+BL/n_max+MAX[RU(7.5ns/tCK),4nCK]	nCK	1,2
RD with Auto- Precharge		RL+ RU(tWCK2DQO(max)/tCK)+BL/n_max +MAX[RU(7.5ns/tCK),4nCK] +nRBTP	nCK	1,2
WR/MWR/WR FIFO		WL+BL/n_max +MAX[RU(7.5ns/tCK),4nCK]	nCK	1,2
WR/MWR with Auto-Precharge		WL+BL/n_max +MAX[RU(7.5ns/tCK),4nCK]+nWR	nCK	1,2
NOTE 1 The timing variable “BL/n” and “BL/n_max” are defined by the previous command and shown in the effective burst length table.				
NOTE 2 CAS command may be needed for WCK sync prior to "To Command"				
NOTE 3 The Mode Register Read to Write Timing varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to 8.2.1 for information about the Read to Write Timing (tRTW).				
NOTE 4 Refer to the core timing tables about tWTR in 9.1. In BG mode, "tWTR" shall be replaced with "tWTR_L."				



## 8.6 MRR/MRW Timing Constraints (cont'd)

**Table 373 — MRR/MRW Timing Constraints: DQ ODT is Enable and NT-ODT Disable**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Note
MRR	MRR	Same as ODT/NT-ODT Disable Case		
	RD/RDA	Same as ODT/NT-ODT Disable Case		
	WR/WRA/MWR/MWRA	tRTW + 2	nCK	1,2
	MRW	Same as ODT/NT-ODT Disable Case		
RD/RDA	MRR	Same as ODT/NT-ODT Disable Case		
WR/WRA/MWR/MWRA				
MRW				
Power Down Exit				
MRW	RD/RDA	Same as ODT/NT-ODT Disable Case		
	WR/WRA/MWR/MWRA			
	MRW			
RD/RD FIFO/RD DQ CAL	MRW	Same as ODT/NT-ODT Disable Case		
RD with Auto- Precharge				
WR/MWR/WR FIFO				
WR/MWR with Auto- Precharge				
NOTE 1 The timing variable "BL/n_max" is defined by the previous command and shown in the effective burst length table.				
NOTE 2 The Mode Register Read to Write Timing varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to 8.2.1 for information about the Read to Write Timing (tRTW).				

## 8.6 MRR/MRW Timing Constraints (cont'd)

**Table 374 — MRR/MRW Timing Constraints: “DQ ODT is Enable and NT-ODT Enable”  
and “DQ ODT is Disable and NT-ODT Enable”**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Note
MRR	MRR	Same as ODT/NT-ODT Disable Case		
	RD/RDA	Same as ODT/NT-ODT Disable Case		
	WR/WRA/MWR/MWRA	tRTW + 2	nCK	1,2
	MRW	Same as ODT/NT-ODT Disable Case		3
RD/RDA	MRR	Same as ODT/NT-ODT Disable Case		
WR/WRA/MWR/MWRA				
MRW				
Power Down Exit				
MRW	RD/RDA	Same as ODT/NT-ODT Disable Case		
	WR/WRA/MWR/MWRA			
	MRW			
RD/RD FIFO/RD DQ CAL	MRW	Same as ODT/NT-ODT Disable Case		
RD with Auto-Precharge				
WR/MWR/WR FIFO				
WR/MWR with Auto-Precharge				
NOTE 1 The timing variable "BL/n_max" is defined by the previous command and shown in the effective burst length table.				
NOTE 2 The Mode Register Read to Write Timing varies depending on an enhanced NT-ODT control (MR0 OP[0]), Bank/Bank Group Organization (MR3 OP[4:3]), WCK to CK frequency ratio (MR18: OP[7]), DQ Bus Receiver On-Die-Termination (MR11 OP[2:0]), Non-Target DQ Bus Receiver On-Die-Termination (MR41 OP[7:5]), Read DQS (MR20 OP[1:0]), Write link ECC Control (MR22 OP[5:4]), WCK-RDQS_t/Parity Training (MR46 OP[2]), and Read/Write-based WCK-RDQS_training mode (MR26 OP[7]). Refer to 8.2.1 for information about the Read to Write Timing (tRTW).				
NOTE 3 If changing MR which affects data output condition and/or timing, the delay time from MRR to MRW applies an equation as follows. Refer to Table 375 for specific MR bits. CKR=4:1: RL+BL/n_max+Max[RU(tWCK2DQO(max)/tCK),RD(tWCKPST(max)/tCK)]+RU(ODT_RDon(max))+2 CKR=2:1: RL+BL/n_max+Max[RU(tWCK2DQO(max)/tCK),RD(tWCKPST(max)/tCK)]+RU(ODT_RDon(max))+3				

## 8.6 MRR/MRW Timing Constraints (cont'd)

**Table 375 — MR# and Operand which are Affected Data Output Condition and/or Timing**

Function	MR# and Operand
RL and nRTP	MR2 OP[3:0]
PDDS	MR3 OP[2:0]
BK/BG ORG	MR3 OP[4:3]
DBI-RD	MR3 OP[6]
DBI-WR	MR3 OP[7]
RPST Mode	MR10 OP[0]
WCK PST	MR10 OP[3:2]
RDQS PRE	MR10 OP[5:4]
RDQS PST	MR10 OP[7:6]
NT ODT	MR11 OP[3]
DMI Mode select	MR13 OP[4]
DMD	MR13 OP[5]
SoC ODT	MR17 OP[2:0]
WCK ODT	MR18 OP[2:0]
WCK FM	MR18 OP[3]
WCK ON	MR18 OP[4]
CKR (WCK to CK frequency ratio)	MR18 OP[7]
RDQS	MR20 OP[1:0]
WCK Mode	MR20 OP[3:2]
RDCFE	MR21 OP[5]
WECC	MR22 OP[5:4]
RECC	MR22 OP[7:6]
Read/Write-based WCK-RDQS_t Training	MR26 OP[7]
NT DQ ODT	MR41 OP[7:5]
WCK-DQS_t/Parity Training	MR46 OP[2]

## 8.7 Rank to Rank Command Timing Constraints

**Table 376 — Command Timing Constraints in Case of Different Ranks, "DQ ODT ON and NT-ODT OFF"**  
Setting for both Ranks, CAS-WS\_FS Broadcast ON, Link ECC OFF<sup>1,3,6,7</sup>

Current CMD \ Next CMD	READ or RFF or MRR or RDC	WRITE or MASK WRITE or WFF	CAS (WS_WR)	CAS (WS_RD)	CAS (WS_FS)
READ (BL16 or BL32)	$BL/n_{min} + 1^2 + RU((tRPST + tRPRE - 0.5 \cdot tWCK)/tCK)$	$RL + BL/n_{min} + RU(tWCK2DQO(max)/tCK) - ODTLon - RD(tODTOn(min)/tCK) + 1^4$	illegal	illegal	illegal
RFF or MRR or RDC (BL16)	$BL/n_{min} + 1^2 + RU((tRPST + tRPRE - 0.5 \cdot tWCK)/tCK)$	$RL + BL/n_{min} + RU(tWCK2DQO(max)/tCK) - ODTLon - RD(tODTOn(min)/tCK) + 1^4$	illegal	illegal	illegal
WRITE (BL16 or BL32)	$ODTLoff + RU(tODTOff(max)/tCK) - RL^5$	$ODTLoff + RU(tODTOff(max)/tCK) - ODTLon$	illegal	illegal	illegal
MASK WRITE (BL16)	$ODTLoff + RU(tODTOff(max)/tCK) - RL^5$	$ODTLoff + RU(tODTOff(max)/tCK) - ODTLon$	illegal	illegal	illegal
WFF (BL16)	$ODTLoff + RU(tODTOff(max)/tCK) - RL^5$	$ODTLoff + RU(tODTOff(max)/tCK) - ODTLon$	illegal	illegal	illegal

NOTE 1 Next command is issued to a different rank.

NOTE 2  $RU(tWCK2DQO\_rank2rank(max)/tCK) = 1$ . The same voltage and temperature are applied to multi ranks DQ bytes per channel within a package consisting of the same design dies.

NOTE 3  $RD(tWCK2DQO(min)/tCK) = 0$ .

NOTE 4 In case of Link ECC enabled, an additional  $RU((tRPST - 0.5 \cdot tWCK)/tCK)$  delay should be added because  $RDQS\_t$  is used for ECC parity input.

NOTE 5 In case of Link ECC enabled, an additional  $RU(tRPRE/tCK)$  delay should be added because  $RDQS\_t$  is used for ECC parity input.

NOTE 6 Rank to Rank command timing constraints in this table are for LPDDR5 users design and consideration only.

NOTE 7 In case of  $RDQS$  disabled ( $MR20\ OP[1:0]=00_B$ ),  $tRPRE$  and  $tRPST$  delay should be 0.

## 8.7 Rank to Rank Command Timing Constraints (cont'd)

**Table 377 — Command Timing Constraints in Case of Different Ranks, "DQ ODT OFF and NT-ODT OFF"**  
**Setting for both Ranks, CAS-WS\_FS Broadcast ON, Link ECC OFF<sup>1,7,8</sup>**

Current CMD \ Next CMD	READ or RFF or MRR or RDC	WRITE or MASK WRITE or WFF	CAS (WS_WR)	CAS (WS_RD)	CAS (WS_FS)
READ (BL16 or BL32)	$BL/n_{min} + 1^2 + RU((tRPST+tRPRE - 0.5*tWCK)/tCK)$	$RL + BL/n_{min} + RU(tWCK2DQO(max)/tCK) + RU((tRPST - 0.5*tWCK)/tCK) - WL^5$	illegal	illegal	illegal
RFF or MRR or RDC (BL16)	$BL/n_{min} + 1^2 + RU((tRPST+tRPRE - 0.5*tWCK)/tCK)$	$RL + BL/n_{min} + RU(tWCK2DQO(max)/tCK) + RU((tRPST - 0.5*tWCK)/tCK) - WL^5$	illegal	illegal	illegal
WRITE (BL16 or BL32)	$WL + BL/n_{min} + 1^3 - RL^6$	$BL/n_{min} + 1^4$	illegal	illegal	illegal
MASK WRITE (BL16)	$WL + BL/n_{min} + 1^3 - RL^6$	$BL/n_{min} + 1^4$	illegal	illegal	illegal
WFF (BL16)	$WL + BL/n_{min} + 1^3 - RL^6$	$BL/n_{min} + 1^4$	illegal	illegal	illegal

NOTE 1 Next command is issued to a different rank.

NOTE 2  $RU(tWCK2DQO\_rank2rank(max)/tCK) = 1$ . The same voltage and temperature are applied to multi ranks DQ bytes per channel within a package consisting of the same design dies.

NOTE 3  $RU(tWCK2DQI(max)/tCK) = 1$ .

NOTE 4  $RU(tWCK2DQI\_rank2rank(max)/tCK) = 1$ . The same voltage and temperature are applied to multi ranks DQ bytes per channel within a package consisting of the same design dies. If LPDDR5 DFE feature is enabled, an additional timing delay may be required like  $RU[(tWCK2DQI(max) + tDPRE)/tCK]$ .

NOTE 5 If Link ECC enabled, an additional  $RU((tRPST-0.5*tWCK)/tCK)$  delay should be added because RDQS\_t is used for ECC parity input.

NOTE 6 If Link ECC enabled, an additional  $RU(tRPRE/tCK)$  delay should be added because RDQS\_t is used for ECC parity input.

NOTE 7 In case of RDQS disabled (MR20 OP[1:0]=00<sub>B</sub>), tRPRE and tRPST delay should be 0.

NOTE 8 Rank to Rank command timing constraints in this table are for LPDDR5 users design and consideration only.

## 8.7 Rank to Rank Command Timing Constraints (cont'd)

**Table 378 — Command Timing Constraints in Case of Different Ranks, "DQ ODT ON and NT-ODT OFF" or "DQ ODT ON and NT-ODT ON" Setting for both Ranks, CAS-WS\_FS Broadcast OFF, Link ECC OFF or ON<sup>1,2</sup>**

Next CMD  Current CMD	READ or RFF or MRR or RDC	WRITE or MASK WRITE or WFF	CAS (WS_WR)	CAS (WS_RD)	CAS (WS_FS)
READ (BL16 or BL32)	illegal	illegal	$RL + BL/n\_max + RU((tWCKPST - 0.5 \cdot tWCK)/tCK) - \min[(ODTLon + RD(tODTon(min)/tCK)), tWCKENL\_WR]$	$RL + BL/n\_max + RU((tWCKPST - 0.5 \cdot tWCK)/tCK) - tWCKENL\_RD$	$RL + BL/n\_max + RU((tWCKPST - 0.5 \cdot tWCK)/tCK) - tWCKENL\_FS$
RFF or MRR or RDC (BL16)	illegal	illegal	$RL + BL/n\_max + RU((tWCKPST - 0.5 \cdot tWCK)/tCK) - \min[(ODTLon + RD(tODTon(min)/tCK)), tWCKENL\_WR]$	$RL + BL/n\_max + RU((tWCKPST - 0.5 \cdot tWCK)/tCK) - tWCKENL\_RD$	$RL + BL/n\_max + RU((tWCKPST - 0.5 \cdot tWCK)/tCK) - tWCKENL\_FS$
WRITE (BL16 or BL32)	illegal	illegal	$WL + BL/n\_max + \max[RU(tODToff(max)/tCK), RU((tWCKPST - 0.5 \cdot tWCK)/tCK)] - tWCKENL\_WR$	$WL + BL/n\_max + \max[RU(tODToff(max)/tCK), RU((tWCKPST - 0.5 \cdot tWCK)/tCK)] - tWCKENL\_RD$	$WL + BL/n\_max + \max[RU(tODToff(max)/tCK), RU((tWCKPST - 0.5 \cdot tWCK)/tCK)] - tWCKENL\_FS$
MASK WRITE or WFF (BL16)	illegal	illegal	$WL + BL/n\_max + \max[RU(tODToff(max)/tCK), RU((tWCKPST - 0.5 \cdot tWCK)/tCK)] - tWCKENL\_WR$	$WL + BL/n\_max + \max[RU(tODToff(max)/tCK), RU((tWCKPST - 0.5 \cdot tWCK)/tCK)] - tWCKENL\_RD$	$WL + BL/n\_max + \max[RU(tODToff(max)/tCK), RU((tWCKPST - 0.5 \cdot tWCK)/tCK)] - tWCKENL\_FS$
NOTE 1 Next command is issued to a different rank.					
NOTE 2 Rank to Rank command timing constraints in this table are for LPDDR5 users design and consideration only.					

## 8.7 Rank to Rank Command Timing Constraints (cont'd)

**Table 379 — Command Timing Constraints in Case of Different Ranks, "DQ ODT OFF and NT-ODT OFF"**  
Setting for both Ranks, CAS-WS\_FS Broadcast OFF, Link ECC OFF or ON<sup>1,2</sup>

Current CMD \ Next CMD	READ or RFF or MRR or RDC	WRITE or MASK WRITE or WFF	CAS (WS_WR)	CAS (WS_RD)	CAS (WS_FS)
READ (BL16 or BL32)	illegal	illegal	$RL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_WR$	$RL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_RD$	$RL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_FS$
RFF or MRR or RDC (BL16)	illegal	illegal	$RL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_WR$	$RL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_RD$	$RL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_FS$
WRITE (BL16 or BL32)	illegal	illegal	$WL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_WR$	$WL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_RD$	$WL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_FS$
MASK WRITE or WFF (BL16)	illegal	illegal	$WL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_WR$	$WL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_RD$	$WL + BL/n\_max + RU((tWCKPST - 0.5*tWCK)/tCK) - tWCKENL\_FS$
NOTE 1 Next command is issued to a different rank.					
NOTE 2 Rank to Rank command timing constraints in this table are for LPDDR5 users design and consideration only.					

## 8.7 Rank to Rank Command Timing Constraints (cont'd)

**Table 380 — Command Timing Constraints in Case of Different Ranks, "DQ ODT ON and NT-ODT ON"**  
**Setting for both Ranks, CAS-WS\_FS Broadcast ON, Link ECC OFF<sup>1,3,6</sup>**

Current CMD \ Next CMD	READ or RFF or MRR or RDC	WRITE or MASK WRITE or WFF	CAS (WS_WR)	CAS (WS_RD)	CAS (WS_FS)
READ (BL16 or BL32)	$ODT_{Lon\_RD}^4 - ODT_{Loff\_RD}^4$	$RL + BL/n\_min + RU(tWCK2DQO(max)/tCK) - ODT_{Lon} - RD(tODT_{on}(min)/tCK) + 1^2$	illegal	illegal	illegal
RFF or MRR or RDC (BL16)	$ODT_{Lon\_RD}^4 - ODT_{Loff\_RD}^4$	$RL + BL/n\_min + RU(tWCK2DQO(max)/tCK) - ODT_{Lon} - RD(tODT_{on}(min)/tCK) + 1^2$	illegal	illegal	illegal
WRITE (BL16 or BL32)	$ODT_{Loff} + RU(tODT_{off}(max)/tCK) - RL^5$	$ODT_{Loff} + RU(tODT_{off}(max)/tCK) - ODT_{Lon}$	illegal	illegal	illegal
MASK WRITE (BL16)	$ODT_{Loff} + RU(tODT_{off}(max)/tCK) - RL^5$	$ODT_{Loff} + RU(tODT_{off}(max)/tCK) - ODT_{Lon}$	illegal	illegal	illegal
WFF (BL16)	$ODT_{Loff} + RU(tODT_{off}(max)/tCK) - RL^5$	$ODT_{Loff} + RU(tODT_{off}(max)/tCK) - ODT_{Lon}$	illegal	illegal	illegal
<p>NOTE 1 Next command is issued to a different rank.</p> <p>NOTE 2 In case of MR0 OP[0]=0B (Same DQ &amp; RDQS NT-ODT timing) and/or Link ECC ON, an additional <math>RU((tRPST-0.5*tWCK)/tCK)</math> delay should be added.</p> <p>NOTE 3 <math>RD(tWCK2DQO(min)/tCK) = 0</math>.</p> <p>NOTE 4 <math>ODT_{Lon\_RD}</math> and <math>ODT_{Loff\_RD}</math> should be <math>ODT_{Lon\_RD\_RDQS}</math> and <math>ODT_{Loff\_RD\_RDQS}</math> respectively in case of MR0 OP[0]=1B.</p> <p>NOTE 5 In case of MR0 OP[0]=0B (Same DQ &amp; RDQS NT-ODT timing) and/or Link ECC ON, an additional <math>RU(tRPRE/tCK)</math> delay should be added.</p> <p>NOTE 6 Rank to Rank command timing constraints in this table are for LPDDR5 users design and consideration only.</p>					



## 9 AC Timing

## 9.1 Core AC Timing Parameters by Speed Grade

The two basic Core AC timing tables and its derivation Core AC timing tables are included this subclause. The SDRAM status for one basic Core AC timing table is x16, DVFSC is disabled and Link ECC is disabled and the SDRAM status for other basic Core AC timing table is x16, DVFSC is enabled and Link ECC is disabled. Byte mode (x8) and/or Link ECC is enabled affects tWR and tWTR value, which is described to the derivation tables.

The Core AC timing tables are divided for LPDDR5 (MR8 OP[1:0]=00<sub>B</sub>) and LPDDR5X (MR8 OP[1:0]=01<sub>B</sub>)

## 9.2 Core AC Timing Parameters for LPDDR5

The following Core AC parameters applies only LPDDR5 SDRAM (MR8 OP[1:0]=00<sub>B</sub>).

### 9.2.1 Timing Table for x16, DVFSC Disabled, and Write Link ECC Disabled

**Table 381 — x16 Core Timing for BG Mode: DVFSC Disabled and Write Link ECC Disabled<sup>1,2</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)																Unit	Notes
			6 7	1 3 3	2 0 0	2 6 6	3 4 4	4 0 0	4 6 7	5 3 3	6 0 0	6 8 8	7 5 0	8 0 0						
Core Timing for BG mode																				
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	Min	tRAS + tRPA <sub>b</sub> with all-bank precharge tRAS + tRPP <sub>b</sub> with per-bank precharge													-				
RAS-to-CAS delay	tRCD	Min	max(18ns, 2nCK)													-				
Row precharge time (all banks)	tRPAB	Min	max(21ns, 2nCK)													-				
Row precharge time (single bank)	tRPPb	Min	max(18ns, 2nCK)													-				
Row active time	tRAS	Min	max(42ns, 3nCK)													-				
		Max	min(9 * tREFI * Refresh Rate, 70.2) μs													-				
WRITE recovery time	tWR	Min	max(34ns, 3nCK)													-				
Active bank-A to active bank-B	tRRD	Min	max(5ns, 2nCK)													-				
Four-bank ACTIVATE window	tFAW	Min	20													ns				
READ Burst end to PRECHARGE command delay	tRBTP	Min	max(7.5ns, 4nCK) – 4nCK(CKR=2:1) max(7.5ns, 2nCK) – 2nCK(CKR=4:1)													-				
WRITE-to-READ delay	tWTR_S	Min	max(6.25ns, 4nCK)													-				
	tWTR_L	Min	max(12ns, 4nCK)													-				
Precharge to Precharge Delay	tPPD	Min	2													nCK				
NOTE 1 Clock frequency of BG mode supports is more than 400 MHz.																				
NOTE 2 Values equal or less than 400 MHz are for reference for other tables.																				

**Table 382 — x16 Core Timing for 16B Mode: DVFSC Disabled and Write Link ECC Disabled<sup>1</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Notes
			6 7	1	2	2	3	4	4	5	6	6	7	8		
				3	0	6	4	0	6	3	0	8	5	0		
Core Timing for 16B mode																
WRITE-to-READ delay	tWTR	Min	max(12ns, 4nCK)												-	
NOTE 1 The rest of the Core AC timing is the same as BG mode: Table 381.																

**Table 383 — x16 Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Disabled<sup>1</sup>**

Table 384 — Byte Mode Core Timing for BG Mode: DVFS Disabled and Write Link ECC Disabled<sup>1</sup>

**Table 385 — Byte Mode Core Timing for 16B Mode: DVFSC Disabled and Write Link ECC Disabled<sup>1</sup>**

**Table 386 — Byte Mode Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Disabled<sup>1</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Notes
			6 7	1 3	2 0	3 6	4 4	5 0	6 6	7 3	8 0	9 8	10 5	11 0		
				3	0	6	4	0	7	3	0	8	0	0		
Core Timing for 8B mode																
Active bank-A to active bank-B	tRRD	Min	max(10ns, 2nCK)												-	
Four-bank ACTIVATE window	tFAW	Min	40												ns	
WRITE recovery time	tWR	Min	max(36ns, 3nCK)												-	
WRITE-to-READ delay	tWTR	Min	max(14ns, 4nCK)												-	
NOTE 1 The rest of the Core AC timing is the same as BG mode: Table 381.																

### 9.2.1.2 Timing Table for Write Link ECC is Enabled

**Table 387 — x16 Core Timing for BG Mode: DVFSC Disabled and Write Link ECC Enabled<sup>1</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)						Unit	Notes
			467	533	600	688	750	800		
Core Timing for BG mode										
WRITE recovery time	tWR	Min	max(38ns, 3nCK)						-	
WRITE-to-READ delay	tWTR_S	Min	max(10.25ns, 4nCK)						-	
	tWTR_L	Min	max(16ns, 4nCK)						-	
NOTE 1 The rest of the Core AC timing is the same as BG mode: Table 381.										

**Table 388 — x16 Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Enabled<sup>1</sup>**

[illegible]

### 9.2.1.3 Timing Table for x8 (Byte Mode) SDRAM and Write Link ECC is enabled

**Table 389 — Byte Mode Core Timing for BG Mode: DVFSC Disabled and Write Link ECC Enabled<sup>1</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)						Unit	Notes
			467	533	600	688	750	800		
Core Timing for BG mode										
WRITE recovery time	tWR	Min	max(40ns, 3nCK)						-	
WRITE-to-READ delay	tWTR_S	Min	max(12.25ns, 4nCK)						-	
	tWTR_L	Min	max(18ns, 4nCK)						-	
NOTE 1 The rest of the Core AC timing is the same as BG mode: Table 381.										

**Table 390 — Byte Mode Core Timing for 8B Mode: DVFSC Disabled and Write Link ECC Enabled<sup>1</sup>**

[illegible]

**Table 391 — x16 Core Timing for 16B Mode: DVFS0 Enabled and Write Link ECC Disabled<sup>1</sup>**

[illegible]

**Table 392 — x16 Core Timing for 8B Mode: DVFS0 Enabled and Write Link ECC Disabled<sup>1,2</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)						Unit	Notes
			67	133	200	266	344	400		
Core Timing for 8B mode										
Active bank-A to active bank-B	tRRD	Min	max(10ns, 2nCK)						-	
Four-bank ACTIVATE window	tFAW	Min	40						ns	
NOTE 1 The rest of the Core AC timing is the same as 16B mode: Table 391.										
NOTE 2 The range of application for this table is up to 1600 Mbps.										

Table 393 — Byte Mode Core Timing for 16B Mode: DVFSC Enabled and Write Link ECC Disabled<sup>1,2</sup>

Item	Symbol	Min/ Max	CK Frequency (MHz)						Unit	Notes
			67	133	200	266	344	400		
Core Timing for 16B mode										
WRITE recovery time	tWR	Min	max(43ns, 3nCK)						-	
WRITE-to-READ delay	tWTR	Min	max(21ns, 4nCK)						-	
NOTE 1 The rest of the Core AC timing is the same as 16B mode: Table 391. NOTE 2 The range of application for this table is up to 1600 Mbps.										

Table 394 — Byte Mode Core Timing for 8B Mode: DVFSC Enabled and Write Link ECC Disabled<sup>1,2</sup>

Item	Symbol	Min/ Max	CK Frequency (MHz)						Unit	Notes
			67	133	200	266	344	400		
Core Timing for 8B mode										
Active bank-A to active bank-B	tRRD	Min	max(10ns, 2nCK)						-	
Four-bank ACTIVATE window	tFAW	Min	40						ns	
WRITE recovery time	tWR	Min	max(43ns, 3nCK)						-	
WRITE-to-READ delay	tWTR	Min	max(21ns, 4nCK)						-	
NOTE 1 The rest of the Core AC timing is the same as 16B mode: Table 391.										
NOTE 2 The range of application for this table is up to 1600 Mbps.										

### 9.3 Core AC Timing Parameters for LPDDR5X

The following Core AC parameters applies only LPDDR5X SDRAM (MR8 OP[1:0]=01<sub>B</sub>).

LPDDR5X does not support 8B mode.

The table's summary in this section is below.

**Table 395 — Core AC Timing Table's Summary**

#	Bank Architecture	Bus Width	DVFSC	Write Link ECC	Enhanced DVFSC
Table 396	BG	x16	Disabled	Disabled	Disabled
Table 397	16B	x16	Disabled	Disabled	Disabled
Table 398	BG	x8 (Byte Mode)	Disabled	Disabled	Disabled
Table 399	16B	x8 (Byte Mode)	Disabled	Disabled	Disabled
Table 400	BG	x16	Disabled	Enabled	Disabled
Table 401	BG	x8 (Byte Mode)	Disabled	Enabled	Disabled
Table 402	16B	x16	Enabled	Disabled	Disabled
Table 403	16B	x8 (Byte Mode)	Enabled	Disabled	Disabled
Table 404	16B	x16	Disabled	Disabled	Enabled
Table 405	16B	x8 (Byte Mode)	Disabled	Disabled	Enabled

### 9.3.1 Timing Table for x16, DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled

**Table 396 — x16 Core Timing for BG Node: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled<sup>3,4,5</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)														Unit	Notes
			6 7	1 3 3	2 0 0	2 6 6	3 4 4	4 0 0	4 6 7	5 3 3	6 0 0	6 8 8	7 5 0	8 0 0	9 3 7	1 0 6 6		
Core Timing for BG mode																		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	Min	tRAS + tRPab with all-bank precharge tRAS + tRPpb with per-bank precharge														-	
RAS-to-CAS delay	tRCD	Min	max(8ns, 2nCK)														-	1
			max(18ns, 2nCK)															2
Row precharge time (all banks)	tRPab	Min	max(21ns, 2nCK)														-	
Row precharge time (single bank)	tRPpb	Min	max(18ns, 2nCK)														-	
Row active time	tRAS	Min	max(42ns, 3nCK)														-	
		Max	min(9 * tREFI * Refresh Rate, 70.2) $\mu$ s														-	
WRITE recovery time	tWR	Min	max(34ns, 3nCK)														-	
Active bank-A to active bank-B	tRRD	Min	max(3.75ns, 2nCK)														-	
Four-bank ACTIVATE window	tFAW	Min	15														ns	
READ Burst end to PRECHARGE command delay	tRBTP	Min	max(7.5ns, 4nCK) – 4nCK(CKR=2:1) max(7.5ns, 2nCK) – 2nCK(CKR=4:1)														-	
WRITE-to-READ delay	tWTR_S	Min	max(6.25ns, 4nCK)														-	
	tWTR_L	Min	max(12ns, 4nCK)														-	
Precharge to Precharge Delay	tPPD	Min	2														nCK	
NOTE 1 max(8ns, 2nCK) applies from ACT-2 command to Write command.																		
NOTE 2 max(18ns, 2nCK) applies from ACT-2 command to Read and Masked Write command and also to other instances in which tRCD is used to describe a timing constraint.																		
NOTE 3 Clock frequency of BG mode supports is more than 400 MHz.																		
NOTE 4 Values equal or less than 400 MHz and CKR=2:1 are for reference for other tables.																		
NOTE 5 BG mode supports only CKR=4:1.																		

**Table 397 — x16 Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled<sup>1,2</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Notes
			6	1	2	2	3	4	4	5	6	6	7	8		
			7	3	0	6	4	0	6	3	0	8	5	0		
			3	0	6	4	0	7	3	0	8	0	0			
Core Timing for 16B mode																
WRITE-to-READ delay	tWTR	Min	max(12ns, 4nCK)									-				
NOTE 1 The rest of the Core AC timing is the same as BG mode: Table 396																
NOTE 2 16B mode supports both CKR=4:1 and CKR=2:1.																

**Table 398 — Byte Mode Core Timing for BG Mode: DVFS Disabled, Write Link ECC Disabled, and Enhanced DVFS Disabled<sup>1,2</sup>**

**Table 399 — Byte Mode Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled<sup>1,2</sup>**

### 9.3.3 Timing Table for x16 and x8 (Byte Mode), DVFSC Disabled, Write Link ECC Enabled and Enhanced DVFSC Disabled

**Table 400 — x16 Core Timing for BG mode: DVFSC Disabled, Write Link ECC Enabled, and Enhanced DVFSC Disabled<sup>1,2</sup>**

**Table 401 — Byte Mode Core Timing for BG mode: DVFSC Disabled, Write Link ECC Enabled, and Enhanced DVFSC Disabled<sup>1,2</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)								Unit	Notes
			467	533	600	688	750	800	937	1066		
Core Timing for BG mode												
WRITE recovery time	tWR	Min	max(40ns, 3nCK)								-	
WRITE-to-READ delay	tWTR_S	Min	max(12.25ns, 4nCK)								-	
	tWTR_L	Min	max(18ns, 4nCK)								-	
NOTE 1 The rest of the Core AC timing is the same as BG mode: Table 396												
NOTE 2 BG mode supports only CKR=4:1.												

**Table 402 — x16 Core Timing for 16B Mode: DVFS0 Enabled, Write Link ECC Disabled, and Enhanced DVFS Disabled<sup>3,4</sup>**

[illegible]

**Table 403 — Byte Mode Core Timing for 16B Mode: DVFS Enabled, Write Link ECC Disabled, and Enhanced DVFS Disabled<sup>1,2,3</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)						Unit	Notes
			67	133	200	266	344	400		
Core Timing for 16B mode										
WRITE recovery time	tWR	Min	max(43ns, 3nCK)						-	
WRITE-to-READ delay	tWTR	Min	max(21ns, 4nCK)						-	
NOTE 1 The rest of the Core AC timing is the same as x16: Table 402										
NOTE 2 The range of application for this table is up to 1600 Mbps.										
NOTE 3 16B mode supports both CKR=4:1 and CKR=2:1.										



### 9.3.5 Timing Table for x16 and x8 (Byte Mode), DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled

**Table 404 — x16 Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled<sup>3,4</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Notes
			6 7	1 3	2 0	2 6	3 4	4 0	4 6	5 3	6 0	6 8	7 5	8 0		
Core Timing for 16B mode																
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	Min	tRAS + tRPab with all-bank precharge tRAS + tRPpb with per-bank precharge												-	
RAS-to-CAS delay	tRCD	Min	max(9ns, 2nCK)												-	1
		Min	max(20ns, 2nCK)													2
Row precharge time (all banks)	tRPab	Min	max(23ns, 2nCK)												-	
Row precharge time (single bank)	tRPpb	Min	max(20ns, 2nCK)												-	
Row active time	tRAS	Min	max(42ns, 3nCK)												-	
		Max	min(9 * tREFI * Refresh Rate, 70.2) $\mu$ s												-	
WRITE recovery time	tWR	Min	max(41ns, 3nCK)												-	
Active bank-A to active bank-B	tRRD	Min	max(3.75ns, 2nCK)												-	
Four-bank ACTIVATE window	tFAW	Min	15												ns	
READ Burst end to PRECHARGE command delay	tRBTP	Min	max(8.5ns, 4nCK) – 4nCK (CKR=2:1) max(8.5ns, 2nCK) – 2nCK (CKR=4:1)												-	
WRITE-to-READ delay	tWTR	Min	max(19ns, 4nCK)												-	
Precharge to Precharge Delay	tPPD	Min	2												nCK	
NOTE 1 Max(9ns, 2nCK) applies from ACT-2 command to Write command.																
NOTE 2 Max(20ns, 2nCK) applies from ACT-2 command to Read and Masked Write command and also to other instances in which tRCD is used to describe a timing constraint.																
NOTE 3 The range of application for this table is up to 3200 Mbps.																
NOTE 4 16B mode supports both CKR=4:1 and CKR=2:1.																

**Table 405 — Byte Mode Core Timing for 16B Mode: DVFS<sub>C</sub> Disabled, Write Link ECC Disabled, and Enhanced DVFS<sub>C</sub> Enabled<sup>1,2,3</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Notes
			6	1	2	2	3	4	4	5	6	6	7	8		
			7	3	0	6	4	0	6	3	0	8	5	0		
Core Timing for 16B mode																
WRITE recovery time	tWR	Min	max(43ns, 3nCK)												-	
WRITE-to-READ delay	tWTR	Min	max(21ns, 4nCK)												-	
NOTE 1 The rest of the Core AC timing is the same as x16: Table 404																
NOTE 2 The range of application for this table is up to 3200 Mbps.																
NOTE 3 16B mode supports both CKR=4:1 and CKR=2:1.																

## 9.4 Core AC Temperature Derating for AC Timing

**Table 406 — Temperature Derating AC Timing<sup>1,2,3</sup>**

Item	Symbol	Min/ Max	CK Frequency (MHz)														Unit	Notes
			6 7	1 3 3	2 0 0	2 6 6	3 4 4	4 0 0	4 6 7	5 3 3	6 0 0	6 8 8	7 5 0	8 0 0	9 3 7	1 0 6 6		
Temperature Derating																		
DQ to WCK input offset	tWCK2DQI_HF	Max	tWCK2DQI_HF + 15												ps			
	tWCK2DQI_LF	Max	tWCK2DQI_LF + 20												ps			
WCK to DQ output offset	tWCK2DQO_HF	Max	tWCK2DQO_HF + 35												ps			
	tWCK2DQO_LF	Max	tWCK2DQO_LF + 40												ps			
RAS-to-CAS delay	tRCD	Min	tRCD + 1.875												ns	4		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	Min	tRC + 3.75												ns			
Row active time	tRAS	Min	tRAS + 1.875												ns	4		
Row precharge time (all banks)	tRPab	Min	tRPab + 1.875												ns	4		
Row precharge time (single bank)	tRPpb	Min	tRPpb + 1.875												ns	4		
NOTE 1 Timing derating applies for operation between greater than 85 °C (85 °C<) to 105 °C (≤105 °C).																		
NOTE 2 Consult the memory vendor when using at greater than 105 °C.																		
NOTE 3 The derated values are required only when MR4 OP[4:0] are 01101 or 01111.																		
NOTE 4 A concrete value is calculated as follows. max(original value + derating, XnCK) For example, in the case of tRCD= max(18ns, 2nCK), it will be as follows. - without derating: max(18ns, 2nCK) - with derating: max(18ns + 1.875ns, 2nCK)																		

## 10 Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 407 — Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Unit	Note
VDD1 Supply Voltage relative to VSS	VDD1	-0.4	2.1	V	1
VDD2H Supply Voltage relative to VSS	VDD2H	-0.4	1.4	V	1
VDD2L Supply Voltage relative to VSS	VDD2L	-0.4	1.4	V	1
VDDQ Supply Voltage relative to VSS	VDDQ	-0.4	1.4	V	1
Voltage on Any Ball Except VDD1 relative to VSS	VIN, VOUT	-0.4	1.4	V	
Storage Temperature	TSTG	-55	125	°C	2
NOTE 1 See 4.1 for relationships between power supplies.					
NOTE 2 Storage Temperature is the case surface temperature on the center/top side of the LPDDR5 device. For the measurement conditions, please refer to JESD51-2A.					

## 11 AC and DC Operating Condition

### 11.1 Recommended DC Operating Conditions

Table 408 — Recommended Voltage Operating Conditions

		Low Freq Voltage Spec Freq:DC to 2 MHz				Z(f) Spec Freq: 2 MHz to 10 MHz		Z(f) Spec Freq: 20 MHz		
DRAM	Symbol	Min	Typ	Max	Unit	Zmax	Unit	Zmax	Unit	Notes
Core 1 Power	VDD1	1.7	1.8	1.95	V	100	mOhm	170	mOhm	1,2,9
Core 2 Power/Input Buffer Power	VDD2H	1.01	1.05	1.12	V	40	mOhm	80	mOhm	1,2,9
	VDD2L	Single Core Power Rail (MR13 OP[7]=1B)	1.01	1.05	1.12	120	mOhm	190	mOhm	1,2,9
		Dual Core Power Rail (MR13 OP[7]=0B)	0.87	0.9	0.97					
I/O Buffer Power	VDDQ	SPEC Range-1	0.47	0.5	0.57	40	mOhm	80	mOhm	2,3,6,9
		SPEC Range-2	0.27	0.3	0.37					2,4,9
		Allowable Range	0.27	N/A	0.57	N/A		N/A		5,6,7,8

NOTE 1 VDD1 uses significantly less current than VDD2H and VDD2L.

NOTE 2 DC to 2 MHz voltage range includes all noise at DRAM ball, both DC and AC ripple fluctuations. This noise is included in the aperture mask defined by VdIVW. Refer to Figure 291.

NOTE 3 SPEC Range 1 is intended for IO operation with both ODT enabled and disabled.

NOTE 4 SPEC Range 2 is intended for IO operation with ODT disabled.

NOTE 5 IO operation at VDDQ levels between outside SPEC Range 1 or SPEC Range 2 is allowed with ODT disabled.

NOTE 6 Allowable range is valid only when DVFSQ enabled.

NOTE 7 100 mV tolerance (-30mV/+70mV) is applied to VDDQ allowable ranges. Refer to Figure 292.

NOTE 8 Vendors may support LPDDR5 (MR8 OP [1:0] = 00<sub>B</sub>) 0.6V and LPDDR5X (MR8 OP [1:0] = 01<sub>B</sub>) 0.45V VDDQ (typ) as an option. Because ZQ calibration is optimized at VDDQ=0.5V, the output drive strength may not be guaranteed at LPDDR5 0.6V and LPDDR5X 0.45V. Refer to a vendor's data sheet.

NOTE 9 Z(f) is defined for all pins per voltage domain per channel. Z(f) does not include the DRAM package and silicon die.

## 11.1 Recommended DC Operating Conditions (cont'd)




Figure 291 — DC Voltage Range





Figure 292 — VDDQ Tolerance Definition in Allowable Range


## 11.1 Recommended DC Operating Conditions (cont'd)



**Figure 293 — Zprofile  $Z(f)$  of the System at the DRAM Package Solder Ball (without the DRAM Component)**

A simplified electrical system load model for  $Z(f)$  with the general frequency response is shown in Figure 294. The system resistance and inductance can be scaled to generalize the spec response to the DRAM pins.

## 11.1 Recommended DC Operating Conditions (cont'd)



**Figure 294 — A Simplified Z(f) System Electrical Model and Frequency Response of the Behavioral PDN Electrical Load Model without the DRAM Component per Voltage Domain per Channel**

## 11.2 Input Leakage Current

**Table 409 — Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage Current	$I_L$	-8	8	$\mu A$	1,2,3
CS Leakage Current	$I_{LCS}$	-16	16	$\mu A$	1,2,4,5
<p>NOTE 1 For CK_t, CK_c, WCK_t, WCK_c, and CA. Any input <math>0V \leq V_{IN} \leq V_{DDQ}</math> (All other pins not under test = 0 V).</p> <p>NOTE 2 For CS and RESET_n. Any input <math>0V \leq V_{IN} \leq V_{DD2H}</math> (All other pins not under test = 0V).</p> <p>NOTE 3 CA ODT is disabled for CA, CK ODT is disabled for CK_t and CK_c, and WCK ODT is disabled for WCK_t and WCK_c.</p> <p>NOTE 4 CS ODT is disabled for CS if optional CS ODT is supported.</p> <p>NOTE 5 <math>I_{LCS}</math> is applied when CS ODT is supported. If CS ODT is not supported, the input leakage current for CS shall meet <math>I_L</math>.</p>					

## 11.3 Input/Output Leakage Current

**Table 410 — Input/Output Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage Current	$IOZ$	-10	10	$\mu A$	1,2
<p>NOTE 1 For DQ, RDQS_t, RDQS_c and DMI. Any I/O <math>0V \leq V_{OUT} \leq V_{DDQ}</math>.</p> <p>NOTE 2 I/Os status are disabled: High Impedance and ODT Off.</p>					

## 11.4 Operating Temperature Range

**Table 411 — Operating Temperature Range**

Parameter / Condition	Symbol	Min	Max	Unit	Notes
Standard	$T_{oper\_standard}$	-25	85	$^{\circ}C$	1,2,3
Elevated	$T_{oper\_elevated}$	-25	105	$^{\circ}C$	1,2,3
<p>NOTE 1 Operating Temperature is the case surface temperature on the center-top side of the LPDDR5 device. For the measurement conditions, please refer to JESD51-2A.</p> <p>NOTE 2 Some applications require operation of LPDDR5 in the maximum temperature conditions in the Elevated Temperature Range between 85 <math>^{\circ}C</math> and 105 <math>^{\circ}C</math> case temperature. For LPDDR5 devices, derating may be necessary to operate in this range.</p> <p>NOTE 3 Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Elevated Temperature Ranges. For example, TCASE may be above 85<math>^{\circ}C</math> when the temperature sensor indicates a temperature of less than 85<math>^{\circ}C</math>.</p>					



### 11.4.1 Operating Temperature Range (Automotive Spec Addendum only)

Table 412 — Operating Temperature Range

Parameter / Condition	Symbol	Min	Max	Unit	Notes
Standard	T <sub>oper_standard</sub>	-25	85	°C	1
Automotive Grade1	T <sub>oper_auto_grade1</sub>	-40	125	°C	1,2,3,4
Automotive Grade 2	T <sub>oper_auto_grade2</sub>	-40	105	°C	1,2,3,4
Automotive Grade 3	T <sub>oper_auto_grade3</sub>	-40	85	°C	1,2,3,4
<p>NOTE 1 Operating Temperature is the case surface temperature on the center-top side of the LPDDR5 device. For the measurement conditions, please refer to JESD51-2A.</p> <p>NOTE 2 Automotive: Some applications require operation of LPDDR5 in the maximum temperature conditions over 85°C. For LPDDR5 devices, de-rating may be necessary to operate in this range (over 85 °C).</p> <p>NOTE 3 Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating, and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or automotive grades Temperature Ranges. For example, TCASE may be above 85 °C when the temperature sensor indicates a temperature of less than 85 °C.</p> <p>NOTE 4 Automotive temperature condition is only allowed at the limited part which specifies the guarantee in the datasheet.</p>					

### 11.5 Electrostatic Discharge Sensitivity Characteristics

Table 413 — Electrostatic Discharge Sensitivity Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
Human body model (HBM)	ESD <sub>HBM</sub>	1000		V	1
Charged-device model (CDM)	ESD <sub>CDM</sub>	250		V	2
<p>NOTE 1 Refer to ESDA/JEDEC Joint Standard JS-001 for measurement procedures.</p> <p>NOTE 2 Refer JS-002 for measurement procedures.</p>					

## 12 AC and DC Input/Output Measurement Levels

### 12.1 1.05 V High Speed LVCMOS

#### 12.1.1 Standard Specifications

All voltages are referenced to ground except where noted.

#### 12.1.2 Input Level for Reset\_n

LPDDR5 uses CMOS with VDD2H Reset\_n signaling to ensure stable LPDDR5 reset operation.

**Table 414 — Reset Input Level Specification**

Item	Symbol	Min/Max		Unit	Note
Reset_n ViH	ViH_RS	Min	0.8xVDD2H	V	
		Max	VDD2H+0.2	V	1
Reset_n ViL	ViL_RS	Min	-0.2	V	1
		Max	0.2xVDD2H	V	
NOTE 1 Refer to 12.1.4.					

### 12.1.3 AC Overshoot / Undershoot

#### 12.1.3.1 AC Overshoot / Undershoot


Table 415 — AC Overshoot / Undershoot

Parameter	Specification
Maximum Peak Amplitude allowed for overshoot area	0.35 V
Maximum Peak Amplitude allowed for undershoot area	0.35 V
Maximum overshoot area above VDD2H/VDDQ	0.8 V-ns
Maximum undershoot area above VSS	0.8 V-ns

#### 12.1.3.2 AC Overshoot / Undershoot for LVSTL

Table 416 — LPDDR5 AC Overshoot / Undershoot for LVSTL

Parameter	Min/ Max	Data Rate				Units
		1600	3200	5500	6400	
Maximum Peak Amplitude allowed for overshoot area	Max	0.3	0.3	0.3	0.3	V
Maximum Peak Amplitude allowed for undershoot area	Max	0.3	0.3	0.3	0.3	V
Maximum overshoot area above VDD2H/VDDQ	Max	0.1	0.1	0.1	0.1	V-ns
Maximum undershoot area above VSS	Max	0.1	0.1	0.1	0.1	V-ns




- NOTE 1 VDD is VDD2H for CS and RESET<sub>n</sub>. VDD is VDDQ for CA[6:0], CK<sub>t/c</sub>, DQ, DMI, RDQS<sub>t</sub>, WCK<sub>t/c</sub>.  
 NOTE 2 Maximum peak amplitude values are referenced from actual VDD and VSS values.  
 NOTE 3 Maximum area values are referenced from maximum operating VDD and VSS values.

Figure 295 — Overshoot and Undershoot Definition

## 12.2 Differential Input Voltage

### 12.2.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff\_CK and Vindiff\_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff\_CK is the peak to peak voltage centered on 0 volts differential and Vindiff\_CK /2 is max and min peak voltage from 0 V.



**Figure 296 — CK Differential Input Voltage**

### Table 417 — CK Differential Input Voltage

Parameter	Symbol	Clock Rate										Unit	Note
		266 Mhz		533 Mhz		800 Mhz		937 Mhz		1066 Mhz			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CK Differential Input Voltage	Vindiff_CK	350	-	350	-	350	-	350	-	350	-	mV	1,2
<p>NOTE 1 Refer to the latency table to match the clock rate to data rate.</p> <p>NOTE 2 The peak voltage of Differential CK signals is calculated in a following equation.</p> <p>Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)</p> <p>Max Peak Voltage = Max(f(t))</p> <p>Min Peak Voltage = Min(f(t))</p> <p>f(t) = VCK_t - VCK_c</p>													


### 12.2.1.1 Peak Voltage Calculation Method

The peak voltage of Differential Clock signals is calculated in a following equation.

$$\text{VIH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$\text{VIL.DIFF.Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = \text{VCK}_t - \text{VCK}_c$$




NOTE 1 TBD is LPDDR5 SDRAM internal setting value by Vref training.

Figure 297 — Definition of Differential Clock Peak Voltage

12.2.1.2 Single Ended Input Voltage for CK

The minimum input voltage need to satisfy both Vinse\_CK, Vinse\_CK\_High/Low specification at input receiver.



NOTE 1 TBD is LPDDR5 SDRAM internal setting value by Vref training.


Figure 298 — Clock Single-ended Input Voltage

Table 418 — Clock Single-ended Input Voltage

Parameter	Symbol	Clock Rate										Unit	Note
		266 Mhz		533 Mhz		800 Mhz		937 Mhz		1066 Mhz			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Clock Single-ended input Voltage	Vinse_CK	175	-	175	-	175	-	175	-	175	-	mV	
Clock Single-ended input Voltage High from TBD	Vinse_CK_High	87.5	-	87.5	-	87.5	-	87.5	-	87.5	-	mV	
Clock Single-ended input Voltage Low from TBD	Vinse_CK_Low	87.5	-	87.5	-	87.5	-	87.5	-	87.5	-	mV	

### 12.2.1.3 Differential Input Slew Rate Definition for CK

Input slew rate for differential signals (CK<sub>t</sub>, CK<sub>c</sub>) are defined and measured as shown in Figure 299 and the following Tables.



NOTE 1 Differential signal rising edge from VILdiff\_CK to VIHdiff\_CK must be monotonic slope.  
NOTE 2 Differential signal falling edge from VIHdiff\_CK to VILdiff\_CK must be monotonic slope.

**Figure 299 — Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>**

**Table 419 — Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>**

Description	From	To	Defined by
Differential input slew rate for rising edge (CK <sub>t</sub> - CK <sub>c</sub> )	VILdiff_CK	VIHdiff_CK	$ VILdiff\_CK - VIHdiff\_CK  / \Delta TRdiff$
Differential input slew rate for falling edge (CK <sub>t</sub> - CK <sub>c</sub> )	VIHdiff_CK	VILdiff_CK	$ VILdiff\_CK - VIHdiff\_CK  / \Delta TFdiff$


**Table 420 — Differential Input Level for CK<sub>t</sub>, CK<sub>c</sub>**

Parameter	Symbol	Clock Rate										Unit	Note
		266 Mhz		533 Mhz		800 Mhz		937 Mhz		1066 Mhz			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	145	-	145	-	145	-	145	-	145	-	mV	
Differential Input Low	VILdiff_CK	-	145	-	145	-	145	-	145	-	145	mV	

**Table 421 — Differential Input Slew Rate for CK<sub>t</sub>, CK<sub>c</sub>**

Parameter	Symbol	Clock Rate										Unit	Note
		266 Mhz		533 Mhz		800 Mhz		937 Mhz		1066 Mhz			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	2	14	2	14	V/ns	

The cross point voltage of differential input signals (CK\_t, CK\_c) must meet the requirements in Table 422. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is TBD.



**Table 422 — Cross Point Voltage for Differential Input Signals (Clock)**

Parameter	Symbol	Clock Rate										Unit	Note
		266 Mhz		533 Mhz		800 Mhz		937 Mhz		1066 Mhz			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Clock Differential input crosspoint voltage ratio	Vix_CK_ratio	-	25	-	25	-	25	-	25	-	25	%	1,2
NOTE 1 Vix_CK_Ratio is defined by this equation: $Vix\_CK\_Ratio = Vix\_CK\_FR / \text{Min}(f(t))$													
NOTE 2 Vix_CK_Ratio is defined by this equation: $Vix\_CK\_Ratio = Vix\_CK\_RF / \text{Max}(f(t))$													



The minimum input voltage need to satisfy both Vindiff\_WCK and Vindiff\_WCK /2 specification at input receiver and their measurement period is 1tWCK. Vindiff\_WCK is the peak to peak voltage centered on 0 volts differential and Vindiff\_WCK /2 is max and min peak voltage from 0 V.



Parameter	Symbol	WCK Rate [MHz]																Unit	Note
		800		1066		1600		2133		2750		3200		3750		4266.5			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
WCK Differential Input Voltage	Vindiff_WCK	300	-	300	-	300	-	280	-	280	-	280	-	280	-	280	-	mV	1,2
NOTE 1 Refer to the latency table to match the WCK rate to data rate. NOTE 2 The peak voltage of Differential WCK signals is calculated in a following equation. $\text{Vindiff\_WCK} = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$ $\text{Max Peak Voltage} = \text{Max}(f(t))$ $\text{Min Peak Voltage} = \text{Min}(f(t))$ $f(t) = \text{VWCK\_t} - \text{VWCK\_c}$																			


### 12.2.2.1 Peak Voltage Calculation Method

The peak voltage of Differential WCK signals are calculated in a following equation.

$$V_{IH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$V_{IL.DIFF.Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = V_{WCK\_t} - V_{WCK\_c}$$




NOTE 1 TBD is LPDDR5 SDRAM internal setting value by Vref training.

Figure 302 — Definition of Differential WCK Peak Voltage

#### 12.2.2.2 Single Ended Input Voltage for WCK

The minimum input voltage need to satisfy both Vinse\_WCK, Vinse\_WCK\_High/Low specification at input receiver.



NOTE 1 TBD is LPDDR5 SDRAM internal setting value by Vref training.


**Figure 303 — WCK Single-ended Input Voltage**

**Table 424 — WCK Single-ended Input Voltage**

[illegible]

12.2.2.3 Differential Input Slew Rate Definition for WCK

Input slew rate for differential signals (WCK<sub>t</sub>, WCK<sub>c</sub>) are defined and measured as shown in Figure 304 and the following tables.



- NOTE 1 Differential signal rising edge from VILdiff\_WCK to VIHdiff\_WCK must be monotonic slope.  
NOTE 2 Differential signal falling edge from VIHdiff\_WCK to VILdiff\_WCK must be monotonic slope.

Figure 304 — Differential Input Slew Rate Definition for WCK<sub>t</sub>, WCK<sub>c</sub>

Table 425 — Differential Input Slew Rate Definition for WCK<sub>t</sub>, WCK<sub>c</sub>

Description	From	To	Defined by
Differential input slew rate for rising edge (WCK <sub>t</sub> - WCK <sub>c</sub> )	VILdiff_WCK	VIHdiff_WCK	VILdiff_WCK - VIHdiff_WCK /DeltaTRdiff
Differential input slew rate for falling edge (WCK <sub>t</sub> - WCK <sub>c</sub> )	VIHdiff_WCK	VILdiff_WCK	VILdiff_WCK - VIHdiff_WCK /DeltaTFdiff

### 12.2.2.3 Differential Input Slew Rate Definition for WCK (cont'd)

Table 426 — Differential Input Level for WCK\_t, WCK\_c


Parameter	Symbol	WCK Rate [MHz]																Unit	Note
		800		1066		1600		2133		2750		3200		3750		4266.5			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_WCK	120	-	120	-	120	-	100	-	100	-	100	-	100	-	100	-	mV	
Differential Input Low	VILdiff_WCK	-	120	-	120	-	120	-	100	-	100	-	100	-	100	-	100	mV	

Table 427 — Differential Input Slew Rate for WCK\_t, WCK\_c

Parameter	Symbol	WCK Rate [MHz]																Unit	Note
		800		1066		1600		2133		2750		3200		3750		4266.5			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for WCK	SRIdiff_WCK	2	14	2	14	2	14	2	14	2	14	2	14	3	14	3	14	V/ns	

#### 12.2.2.4 Differential Input Cross Point Voltage for WCK

The cross point voltage of differential input signals (WCK\_t, WCK\_c) must meet the requirements in Table 428. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid-level that is TBD.



NOTE 1 The base level of Vix\_WCK\_FR/RF is TBD that is LPDDR5 SDRAM internal setting value by Vref training.

**Figure 305 — Vix Definition (WCK)**

**Table 428 — Cross Point Voltage for Differential Input Signals (WCK)**

Parameter	Symbol	WCK Rate [MHz]																Unit	Note
		800		1066		1600		2133		2750		3200		3750		4266.5			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
WCK Differential input crosspoint voltage ratio	Vix_WCK_ratio	-	20	-	20	-	20	-	20	-	20	-	20	-	20	-	20	%	1,2
NOTE 1 Vix_WCK_Ratio is defined by this equation: $Vix\_WCK\_Ratio = Vix\_WCK\_FR /  Min(f(t)) $																			
NOTE 2 Vix_WCK_Ratio is defined by this equation: $Vix\_WCK\_Ratio = Vix\_WCK\_RF / Max(f(t))$																			

## 12.3 Output Slew Rate

### 12.3.1 Single Ended Output Slew Rate




Figure 306 — Single Ended Output Slew Rate Definition

Table 429 — Output Slew Rate (Single-ended)<sup>1,2,3,4,5</sup>

Parameter	Symbol	Value		Units
		Min	Max	
Single-ended Output Slew Rate	SRQse	TBD	TBD	V/ns
Output slew-rate matching Ratio (Rise to Fall)	-	TBD	TBD	-

Description:

SR: Slew Rate  
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)  
se: Single-ended Signals

NOTE 1 These values are measured with the following output reference load or guaranteed by design.

NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pulldown drivers due to process variation.

NOTE 3 The output slew rate for falling and rising edges is defined and measured between  $VOH \times TBD$  and  $VOH \times TBD$ .

NOTE 4 Slew rates are measured using a unit step signal which makes a full swing signal under average SSO conditions, with 50% of DQ signals per data byte switching. Because a high capacitance load reduces  $V_{oh(ac)}$  at high frequency close to  $F_{max}$ , the signal using PRBS data pattern may not achieve a full swing at such conditions.

NOTE 5 The parameters about Single-ended applies to RDQS\_t and RDQS\_c when either RDQS\_t or RDQS\_c is disabled.

12.3.2 Differential Output Slew Rate




Figure 307 — Differential Output Slew Rate Definition

Table 430 — Differential Output Slew Rate<sup>1,2,3</sup>

Parameter	Symbol	Value		Units
		Min	Max	
Differential Output Slew Rate	SRQdiff	TBD	TBD	V/ns


Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

NOTE 1 These values are measured with the following output reference load or guaranteed by design.




NOTE 2 The output slew rate for falling and rising edges is defined and measured between -V<sub>OH</sub> x T<sub>BD</sub> and V<sub>OH</sub> x T<sub>BD</sub>.

NOTE 3 Slew rates are measured using a unit step signal which makes a full swing signal under average SSO conditions, with 50% of DQ signals per data byte switching. Because a high capacitance load reduces V<sub>oh(ac)</sub> at high frequency close to F<sub>max</sub>, the signal using PRBS data pattern may not achieve a full swing at such conditions.



## 12.4 Driver Output Timing Reference Load

These “Timing Reference Loads” are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



**Figure 308 — Driver Output Reference Load for Timing**

## 12.5 Single Ended WCK

### 12.5.1 Single Ended WCK input definitions

The minimum input voltage needs to satisfy both  $V_{inse\_WCK\_SE\_High}$  and  $V_{inse\_WCK\_SE\_Low}$  specification at input receiver and their measurement period is  $1t_{WCK}$ .  $V_{inse\_WCK\_SE}$  is the peak to peak voltage centered on  $V_{DDQ}/2$  and  $V_{inse\_WCK\_SE\_High}$  and  $V_{inse\_WCK\_SE\_Low}$  is max and min peak voltage from  $V_{DDQ}/2$ .




Figure 309 — Single Ended Mode WCK Input Voltage

### 12.5.2 Single Ended Mode WCK Pulse Definitions

Single ended Mode WCK pulse definitions are shown in Figure 310.




Figure 310 — Single Ended Mode WCK Pulse

## 12.5.2 Single-Ended Mode WCK Pulse Definitions (cont'd)

Table 431 — Single-ended WCK Parameters

Parameter	Symbol	Min/Max	WCK Frequency	Unit	Note
			800 MHz		
WCK Single ended input voltage	Vinse_WCK_SE	Min	220	mV	
WCK Single Ended Input Voltage High	Vinse_WCK_SE_High	Min	110	mV	
WCK Single Ended Input Voltage Low	Vinse_WCK_SE_low	Min	110	mV	
WCK single ended timing window	VWCKIVW	Min	180	mV	
Clock Single Ended WCK Pulse	tWCKHL	Min	0.23	tWCK (avg)	
WCK single ended Slew Rate	SRIWCKSE	Min	1	V/ns	1
		Max	7		

NOTE 1 Single ended slew rate is measured at  $VDDQ/2 - VWCKIVW/2$  and  $VDDQ/2 + VWCKIVW/2$

## 12.6 Single-ended CK

### 12.6.1 Single-ended CK Input Definitions

The minimum input voltage needs to satisfy both Vinse\_CK\_SE\_High and Vinse\_CK\_SE\_Low specification at input receiver and their measurement period is 1tCK. Vinse\_CK\_SE is the peak to peak voltage centered on VDDQ/2 and Vinse\_CK\_SE\_High and Vinse\_CK\_SE\_Low is max and min peak voltage from VDDQ/2.




Figure 311 — Single-ended Mode CK Input Voltage

12.6.2 Single Ended Mode CK Pulse Definitions

Single Ended Mode CK pulse definitions are defined as shown in Table 432.




Figure 312 — Single-ended Mode CK Pulse

Table 432 — Single-ended CK Parameters

Parameter	Symbol	Min/Max	CK Frequency	Unit	Note
			400 MHz		
CK Single ended input voltage	Vinse_CK_SE	Min	220	mV	
CK Single Ended Input Voltage High	Vinse_CK_SE_High	Min	110	mV	
CK Single Ended Input Voltage Low	Vinse_CK_SE_low	Min	110	mV	
CK single ended timing window	VCKIVW	min	190	mV	
Clock Single Ended CK Pulse	tCKHL	Min	0.26	tCK(avg)	
CK single ended Slew Rate	SRICKSE	Min	1	V/ns	1
		Max	7		
NOTE 1 Single ended slew rate is measured at VDDQ/2 - VCKIVW/2 and VDDQ/2 + VCKIVW/2.					


## 12.7 Read Timing tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) Calculation

### 12.7.1 tLZ(RDQS), tLZ(DQ), tHZ(RDQS), and tHZ(DQ)

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to voltage levels that indicate when the device output is no longer driving tHZ(RDQS) and tHZ(DQ), or begins driving tLZ(RDQS), tLZ(DQ).

This section includes a method to calculate the point when the device is no longer driving tHZ(RDQS) and tHZ(DQ), or begins driving tLZ(RDQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(RDQS), tLZ(DQ), tHZ(RDQS), and tHZ(DQ) are defined as single ended.

#### 12.7.1.1 tLZ(RDQS) and tHZ(RDQS) Calculation for ATE(Automatic Test Equipment)




NOTE 1 Conditions for Calibration: VDDQ = 0.5 V, Pull Down Driver Ron = 40ohm, VOH = VDDQ/2

NOTE 2 Termination condition for RDQS\_t and RDQS\_c = 50ohm to VSS.

NOTE 3 Use the actual VOH value for tHZ and tLZ measurements.

**Figure 313 — tLZ(RDQS) Method for Calculating Transitions and End Point**

12.7.1.1 tLZ(RDQS) and tHZ(RDQS) Calculation for ATE(Automatic Test Equipment  
(cont'd)




- NOTE 1 Conditions for Calibration: VDDQ = 0.5 V, Pull Down Driver Ron = 40ohm, VOH = VDDQ/2  
NOTE 2 Termination condition for RDQS\_t and RDQS\_c = 50ohm to VSS.  
NOTE 3 Use the actual VOH value for tHZ and tLZ measurements.

Figure 314 — tHZ(RDQS) Method for Calculating Transitions and End Point

Table 433 — Reference Voltage for tLZ(RDQS), tHZ(RDQS) Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1[V]	Vsw2[V]	Notes
RDQS_c low-impedance time from CK_t, CK_c	tLZ(RDQS)	0.4 x VOH	0.6 x VOH	
RDQS_c high impedance time from CK_t, CK_c	tHZ(RDQS)	0.4 x VOH	0.6 x VOH	


### 12.7.1.2 tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment)



- NOTE 1 Conditions for Calibration:  $VDDQ = 0.5\text{ V}$ , Pull Down Driver  $R_{on} = 40\text{ ohm}$ ,  $VOH = VDDQ/2$   
 NOTE 2 Termination condition for DQs and DMI =  $50\text{ohm}$  to  $VSS$ .  
 NOTE 3 Use the actual  $VOH$  value for  $t_{HZ}$  and  $t_{LZ}$  measurements.

**Figure 315 — tLZ(DQ) Method for Calculating Transitions and End Point**

### 12.7.1.2 tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment) (cont'd)



- NOTE 1 Conditions for Calibration: VDDQ = 0.5 V, Pull Down Driver Ron = 40 ohm, VOH = VDDQ/2  
 NOTE 2 Termination condition for DQs and DMI = 50ohm to VSS.  
 NOTE 3 Use the actual VOH value for tHZ and tLZ measurements.

**Figure 316 — tHZ(DQ) Method for Calculating Transitions and End Point**

**Table 434 — Reference Voltage for tLZ(DQ), tHZ(DQ) Timing Measurements**

Measured Parameter	Measured Parameter Symbol	Vsw1[V]	Vsw2[V]	Notes
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	0.4 x VOH	0.6 x VOH	
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	0.4 x VOH	0.6 x VOH	

**Table 435 — Read AC Timing**

Parameter	Symbol	Min/Max	Data Rate	Unit	Notes
			Up to 6400 Mbps		
READ preamble	tRPRE	Min	TBD	tCK(avg)	
READ postamble	tRPST	Min	TBD	tCK(avg)	
RDQS_c low-impedance time from CK_t, CK_c	tLZ(RDQS)	Min	$(RL \times tCK) + tWCK2CK(Min) + tWCK2DQO(Min) - (tRPRE(Max) \times tCK) - TBDps$	ps	
RDQS_c high impedance time from CK_t, CK_c	tHZ(RDQS)	Max	$(RL \times tCK) + tWCK2CK(Max) + BL/n_{min} + (RPST(Max) \times tCK) - TBDps$	ps	
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	Min	$(RL \times tCK + tWCK2CK(Min) + tDQSQ(Min) - TBDps$	ps	
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	Max	$(RL \times tCK) + tWCK2CK(Max) + tWCK2DQO(Max) + BLn_{min} - TBDps$	ps	



## 13 Input / Output Capacitance

Table 436 — Input / Output Capacitance<sup>1</sup>

Parameter	Symbol		LPDDR5 5500-533	LPDDR5 6400	LPDDR5X 7500-8533	Units	Notes
Input Capacitance, CK <sub>t</sub> and CK <sub>c</sub>	CCK	Min	0.3	0.3	0.3	pF	2,3
		Max	1.4	0.8	0.8	pF	2,3
Input Capacitance delta, CK <sub>t</sub> and CK <sub>c</sub>	CDCK	Min	0.0	0.0	0.0	pF	2,3,4
		Max	0.09	0.09	0.09	pF	2,3,4
Input Capacitance, WCK <sub>t</sub> and WCK <sub>c</sub>	CWCK	Min	0.3	0.3	0.3	pF	2,3
		Max	1.0	0.9	0.8	pF	2,3
Input Capacitance delta, WCK <sub>t</sub> and WCK <sub>c</sub>	CDWCK	Min	0.0	0.0	0.0	pF	2,3,5
		Max	0.09	0.09	0.09	pF	2,3,5
Input Capacitance, All other input-only pins	CI	Min	0.3	0.3	0.3	pF	2,3,6
		Max	1.4	0.8	0.8	pF	2,3,6
Input Capacitance delta, All other input-only pins	CDI	Min	-0.1	-0.1	-0.1	pF	2,3,7
		Max	0.1	0.1	0.1	pF	2,3,7
Input/output Capacitance, DQ and DMI	CIO	Min	0.3	0.3	0.3	pF	2,3,8
		Max	1.0	0.9	0.8	pF	2,3,8
Input/output Capacitance delta, DQ and DMI	CDIO	Min	-0.1	-0.1	-0.1	pF	2,3,10
		Max	0.1	0.1	0.1	pF	2,3,10
Output Capacitance, RDQS <sub>t</sub> and RDQS <sub>c</sub>	COO	Min	0.3	0.3	0.3	pF	2,3
		Max	1.0	0.9	0.8	pF	2,3
Output Capacitance delta, RDQS <sub>t</sub> and RDQS <sub>c</sub>	CDOO	Min	0.0	0.0	0.0	pF	2,3,9
		Max	0.1	0.1	0.1	pF	2,3,9
Input/output capacitance, ZQ pin	CZQ	Min	0.0	0.0	0.0	pF	2,3
		Max	5.0	5.0	5.0	pF	2,3

NOTE 1 Package parasitic information may be provided.

NOTE 2 This parameter applies to die device, including IO capacitance, RDL if needed (does not include package capacitance such as bond wire).

NOTE 3 This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS applied and all other pins floating).

NOTE 4 Absolute value of CCK<sub>t</sub> - CCK<sub>c</sub>.

NOTE 5 Absolute value of CWCK<sub>t</sub> - CWCK<sub>c</sub>.

NOTE 6 CI applies to CS, CA0~CA6.

NOTE 7 CDI = CI - Average (CInputn, CCK<sub>t</sub>, CCK<sub>c</sub>).

NOTE 8 DMI loading matches DQ.

NOTE 9 Absolute value of CRDQS<sub>t</sub> - CRDQS<sub>c</sub>.

NOTE 10 CDIO = CIO - Average (CDQn, CDMI) in byte-lane.

## 14 IDD Specification Parameters and Test Conditions

### 14.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

LOW:  $V_{IN} \leq V_{IL}(DC) \text{ MAX}$

HIGH:  $V_{IN} \geq V_{IH}(DC) \text{ MIN}$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 437 through Table 443.

**Table 437 — Definition of Switching for CA Input Signals<sup>1,2,3</sup>**

CK_t edge	R1	F1	R2	F2	R3	F3	R4	F4	R5	F5	R6	F6	R7	F7	R8	F8
CS	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
CA0	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H
CA1	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H
CA2	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H
CA3	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H
CA4	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H
CA5	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H
CA6	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H

NOTE 1 CS must always be driven LOW.  
NOTE 2 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.  
NOTE 3 The pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

**Table 438 — CA Pattern for IDD4R @ BG Mode<sup>5</sup>**

Clock Cycle #	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	High	Read	H	L	L	L	L	L	L	1
F0	Low		L	H	H	L	L	L	L	
R1	High	DES	L	L	L	L	L	L	L	
F1	Low		L	L	L	L	L	L	L	
R2	High	Read	H	L	L	L	L	L	L	2
F2	Low		L	H	L	H	L	L	L	
R3	Low	CAS (B3)	L	L	H	H	L	L	L	
F3	Low		L	L	L	L	L	L	H	
R4	High	Read	H	L	L	H	H	H	H	3
F4	Low		L	H	H	L	H	H	L	
R5	High	CAS (B3)	L	L	H	H	L	L	L	
F5	Low		L	L	L	L	L	L	H	
R6	High	Read	H	L	L	H	H	H	H	4
F6	Low		L	H	L	H	H	H	L	
R7	Low	DES	L	L	L	L	L	L	L	
F7	Low		L	L	L	L	L	L	L	

NOTE 1 Pattern A is applied to DQs.  
NOTE 2 Pattern B is applied to DQs.  
NOTE 3 Pattern A' is applied to DQs.  
NOTE 4 Pattern B' is applied to DQs.  
NOTE 5 The pattern above is applied when WCK to CK frequency ratio is 4:1 and bank organization is BG mode.

## 14.1 IDD Measurement Conditions (cont'd)

**Table 439 — CA Pattern for IDD4R @ 16B Mode<sup>3</sup>**

Clock Cycle #	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	High	Read	H	L	L	L	L	L	L	1
F0	Low		L	H	H	L	L	L	L	
R1	High	CAS (B3)	L	L	H	H	L	L	L	
F1	Low		L	L	L	L	L	L	H	
R2	High	Read	H	L	L	H	H	H	H	2
F2	Low		L	H	H	L	H	H	L	
R3	Low	DES DES	L	L	L	L	L	L	L	
F3	Low		L	L	L	L	L	L	L	

NOTE 1 Pattern A is applied to DQs.  
NOTE 2 Pattern B is applied to DQs.  
NOTE 3 The pattern above is applied when WCK to CK frequency ratio is 4:1 and bank organization is 16B mode. In the case WCK:CK=2:1, the number of DES commands is increased to match tCCD.

**Table 440 — CA Pattern for IDD4R @ 8B Mode<sup>5</sup>**

Clock Cycle #	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	High	Read	H	L	L	L	L	L	L	1
F0	Low		L	H	H	L	L	L	L	
R1	Low	DES	L	L	L	L	L	L	L	
F1	Low		L	L	L	L	L	L	L	
R2	Low	DES	L	L	L	L	L	L	L	2
F2	Low		L	L	L	L	L	L	L	
R3	High	CAS (B3)	L	L	H	H	L	L	L	
F3	Low		L	L	L	L	L	L	H	
R4	High	Read	H	L	L	H	H	H	H	3
F4	Low		L	H	H	L	H	H	L	
R5	Low	DES	L	L	L	L	L	L	L	
F5	Low		L	L	L	L	L	L	L	
R6	Low	DES	L	L	L	L	L	L	L	4
F6	Low		L	L	L	L	L	L	L	
R7	Low	DES	L	L	L	L	L	L	L	
F7	Low		L	L	L	L	L	L	L	

NOTE 1 Pattern A is applied to DQs.  
NOTE 2 Pattern B is applied to DQs.  
NOTE 3 Pattern CA' is applied to DQs.  
NOTE 4 Pattern DB' is applied to DQs.  
NOTE 5 The pattern above is applied when WCK to CK frequency ratio is 4:1 and bank organization is 8B mode. In the case WCK:CK=2:1, the number of DES commands is increased to match tCCD.

### 14.1 IDD Measurement Conditions (cont'd)

**Table 441 — CA Pattern for IDD4W@ BG Mode<sup>3</sup>**

Clock Cycle #	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	High	WRITE	L	H	H	L	L	L	L	1
F0	Low		L	H	H	L	L	L	L	
R1	Low	DES	L	L	L	L	L	L	L	
F1	Low		L	L	L	L	L	L	L	
R2	High	WRITE	L	H	H	L	L	L	L	2
F2	Low		L	H	L	H	L	L	L	
R3	Low	DES	L	L	L	L	L	L	L	
F3	Low		L	L	L	L	L	L	L	
R4	High	WRITE	L	H	H	H	H	H	H	1
F4	Low		L	H	H	L	H	H	L	
R5	Low	DES	L	L	L	L	L	L	L	
F5	Low		L	L	L	L	L	L	L	
R6	High	WRITE	L	H	H	H	H	H	H	2
F6	Low		L	H	L	H	H	H	L	
R7	Low	DES	L	L	L	L	L	L	L	
F7	Low		L	L	L	L	L	L	L	
NOTE 1 Pattern A is applied to DQs.										
NOTE 2 Pattern B is applied to DQs.										
NOTE 3 The pattern above is applied when WCK to CK frequency ratio is 4:1 and bank organization is BG mode.										

**Table 442 — CA Pattern for IDD4W @ 16B Mode<sup>3</sup>**

[illegible]

## 14.1 IDD Measurement Conditions (cont'd)

**Table 443 — CA Pattern for IDD4W@ 8B Mode<sup>3</sup>**

Clock Cycle #	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	High	WRITE	L	H	H	L	L	L	L	1
F0	Low		L	H	H	L	L	L	L	
R1	Low	DES	L	L	L	L	L	L	L	
F1	Low		L	L	L	L	L	L	L	
R2	Low	DES	L	L	L	L	L	L	L	2
F2	Low		L	L	L	L	L	L	L	
R3	Low	DES	L	L	L	L	L	L	L	
F3	Low		L	L	L	L	L	L	L	
R4	High	WRITE	L	H	H	H	H	H	H	1
F4	Low		L	H	H	L	H	H	L	
R5	Low	DES	L	L	L	L	L	L	L	
F5	Low		L	L	L	L	L	L	L	
R6	Low	DES	L	L	L	L	L	L	L	2
F6	Low		L	L	L	L	L	L	L	
R7	Low	DES	L	L	L	L	L	L	L	
F7	Low		L	L	L	L	L	L	L	
NOTE 1 Pattern A is applied to DQs.										
NOTE 2 Pattern B is applied to DQs.										
NOTE 3 The pattern above is applied when WCK to CK frequency ratio is 4:1 and bank organization is 8B mode. In the case WCK:CK=2:1, the number of DES commands is increased to match tCCD.										

## 14.1 IDD Measurement Conditions (cont'd)

Table 444 — Data Pattern for IDD4R @ DBI Off <sup>1,2</sup>

DQs – IDD4R DBI OFF											# of 1's
Type	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A	BL0	1	1	1	1	1	1	1	1	0	8
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	0	0	0	6
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	1	1	1	1	1	1	1	1	0	8
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	1	1	1	1	1	1	0	0	0	6
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B	BL0	1	1	1	1	1	1	0	0	0	6
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	1	1	0	2
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	0	0	0	0
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	1	1	0	8
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	1	1	0	2
	BL9	0	0	0	0	1	1	1	1	0	4
	BL10	1	1	1	1	1	1	0	0	0	6
	BL11	1	1	1	1	0	0	0	0	0	4
	BL12	1	1	1	1	1	1	1	1	0	8
	BL13	1	1	1	1	0	0	0	0	0	4
	BL14	0	0	0	0	0	0	0	0	0	0
	BL15	0	0	0	0	1	1	1	1	0	4

**Table 444 — Data Pattern for IDD4R @ DBI Off <sup>1,2</sup> (cont'd)**

DQs – IDD4R DBI OFF											# of 1's
Type	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A'	BL0	1	1	1	1	1	1	1	1	0	8
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	0	0	0	6
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	1	1	1	1	1	1	1	1	0	8
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4	
Pattern B'	BL0	0	0	0	0	0	0	1	1	0	2
	BL1	0	0	0	0	1	1	1	1	0	4
	BL2	1	1	1	1	1	1	0	0	0	6
	BL3	1	1	1	1	0	0	0	0	0	4
	BL4	1	1	1	1	1	1	1	1	0	8
	BL5	1	1	1	1	0	0	0	0	0	4
	BL6	0	0	0	0	0	0	0	0	0	0
	BL7	0	0	0	0	1	1	1	1	0	4
	BL8	1	1	1	1	1	1	0	0	0	6
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	1	1	0	2
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	0	0	0	0
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	1	1	1	1	1	1	1	1	0	8
BL15	1	1	1	1	0	0	0	0	0	4	
# of 1's		32	32	32	32	32	32	32	32	0	
NOTE 1 Pattern A' is defined by B3 ordering change based on pattern A.											
NOTE 2 Pattern B' is defined by B3 ordering change based on pattern B.											

**Table 445 — Data Pattern for IDD4W @ DBI Off**

[illegible]



## 14.1 IDD Measurement Conditions (cont'd)

Table 446 — Data Pattern for IDD4R @ DBI On<sup>1,2</sup>

Type	DQs – IDD4R DBI ON										# of 1's
	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A	BL0	0	0	0	0	0	0	0	0	1	1
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	1	1	1	3
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	0	0	1	1
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	1	1	1	3
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B	BL0	0	0	0	0	0	0	1	1	1	3
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	1	1	0	2
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	0	0	0	0
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	0	0	1	1
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	1	1	0	2
	BL9	0	0	0	0	1	1	1	1	0	4
	BL10	0	0	0	0	0	0	1	1	1	3
	BL11	1	1	1	1	0	0	0	0	0	4
	BL12	0	0	0	0	0	0	0	0	1	1
	BL13	1	1	1	1	0	0	0	0	0	4
	BL14	0	0	0	0	0	0	0	0	0	0
	BL15	0	0	0	0	1	1	1	1	0	4

**Table 446 — Data Pattern for IDD4R @ DBI Off <sup>1,2</sup> (cont'd)**

DQs – IDD4R DBI ON											# of 1's
Type	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A'	BL0	0	0	0	0	0	0	0	0	1	1
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	1	1	1	3
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	0	0	1	1
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4	
Pattern B'	BL0	0	0	0	0	0	0	1	1	0	2
	BL1	0	0	0	0	1	1	1	1	0	4
	BL2	0	0	0	0	0	0	1	1	1	3
	BL3	1	1	1	1	0	0	0	0	0	4
	BL4	0	0	0	0	0	0	0	0	1	1
	BL5	1	1	1	1	0	0	0	0	0	4
	BL6	0	0	0	0	0	0	0	0	0	0
	BL7	0	0	0	0	1	1	1	1	0	4
	BL8	0	0	0	0	0	0	1	1	1	3
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	1	1	0	2
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	0	0	0	0
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	0	0	1	1
BL15	1	1	1	1	0	0	0	0	0	4	
# of 1's		16	16	16	16	16	16	32	32	16	
NOTE 1 Pattern A' is defined by B3 ordering change based on pattern A.											
NOTE 2 Pattern B' is defined by B3 ordering change based on pattern B.											

## 14.1 IDD Measurement Conditions (cont'd)

Table 447 — Data Pattern for IDD4W @ DBI On

Type	DQs – IDD4W DBI ON										# of 1's
	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A	BL0	0	0	0	0	0	0	0	0	1	1
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	1	1	1	3
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	0	0	1	1
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	1	1	1	3
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B	BL0	0	0	0	0	0	0	1	1	1	3
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	1	1	0	2
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	0	0	0	0
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	0	0	1	1
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	1	1	0	2
	BL9	0	0	0	0	1	1	1	1	0	4
	BL10	0	0	0	0	0	0	1	1	1	3
	BL11	1	1	1	1	0	0	0	0	0	4
	BL12	0	0	0	0	0	0	0	0	1	1
	BL13	1	1	1	1	0	0	0	0	0	4
	BL14	0	0	0	0	0	0	0	0	0	0
	BL15	0	0	0	0	1	1	1	1	0	4
# of 1's		8	8	8	8	8	8	16	16	8	

## 14.2 IDD Specifications

Table 448 — LPDDR5 IDD Specification Parameters and Operating Conditions<sup>1,2,10</sup>

Parameter / Condition	Symbol	Power Supply	Note
<b>Operating one bank active-Precharge current:</b> tCK = tCKmin; tRC = tRCmin; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable	IDD0 <sub>1</sub>	VDD1	9
	IDD0 <sub>2H</sub>	VDD2H	9
	IDD0 <sub>2L</sub>	VDD2L	9
	IDD0 <sub>Q</sub>	VDDQ	3
<b>Idle power-down standby current:</b> tCK = tCKmin; Power-down entry command is issued CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable	IDD2P <sub>1</sub>	VDD1	
	IDD2P <sub>2H</sub>	VDD2H	
	IDD2P <sub>2L</sub>	VDD2L	
	IDD2P <sub>Q</sub>	VDDQ	3
<b>Idle power-down standby current with clock stop:</b> CK_t = LOW, CK_c = HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable	IDD2PS <sub>1</sub>	VDD1	
	IDD2PS <sub>2H</sub>	VDD2H	
	IDD2PS <sub>2L</sub>	VDD2L	
	IDD2PS <sub>Q</sub>	VDDQ	3
<b>Idle non power-down standby current:</b> tCK = tCKmin; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable	IDD2N <sub>1</sub>	VDD1	
	IDD2N <sub>2H</sub>	VDD2H	
	IDD2N <sub>2L</sub>	VDD2L	
	IDD2N <sub>Q</sub>	VDDQ	3
<b>Idle non power-down standby current with clock stopped:</b> CK_t = LOW; CK_c = HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable	IDD2NS <sub>1</sub>	VDD1	
	IDD2NS <sub>2H</sub>	VDD2H	
	IDD2NS <sub>2L</sub>	VDD2L	
	IDD2NS <sub>Q</sub>	VDDQ	3
<b>Active power-down standby current:</b> tCK = tCKmin; CS is LOW; One bank is active; Power-down entry command is issued CA bus inputs are switching; Data bus inputs are stable RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable	IDD3P <sub>1</sub>	VDD1	9
	IDD3P <sub>2H</sub>	VDD2H	9
	IDD3P <sub>2L</sub>	VDD2L	9
	IDD3P <sub>Q</sub>	VDDQ	3

## 14.2 IDD Specifications (cont'd)

Table 449 — LPDDR5 IDD Specification Parameters and Operating Conditions<sup>1,2,10</sup> (cont'd)

Parameter / Condition	Symbol	Power Supply	Note
<b>Active power-down standby current with clock stop:</b> Power-down entry command is issued CK_t=LOW, CK_c=HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable and static	IDD3PS <sub>1</sub>	VDD1	9
	IDD3PS <sub>2H</sub>	VDD2H	9
	IDD3PS <sub>2L</sub>	VDD2L	8, 9
	IDD3PS <sub>Q</sub>	VDDQ	4
<b>Active non-power-down standby current:</b> tCK = tCKmin; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable and static	IDD3N <sub>1</sub>	VDD1	9
	IDD3N <sub>2H</sub>	VDD2H	9
	IDD3N <sub>2L</sub>	VDD2L	8, 9
	IDD3N <sub>Q</sub>	VDDQ	4
<b>Operating burst READ current @ BG Mode</b> tCK = tCKmin; tWCK=tWCKmin; CS is LOW between valid commands; <b>One bank in each bank group 1 and 2 is active;</b> BL = 16 or 32 ; RL = RLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4R <sub>1</sub>	VDD1	
	IDD4R <sub>2H</sub>	VDD2H	
	IDD4R <sub>2L</sub>	VDD2L	8
	IDD4R <sub>Q</sub>	VDDQ	5
<b>Operating burst READ current @ 8/16Bank Mode</b> tCK = tCKmin; tWCK=tWCKmin; CS is LOW between valid commands; <b>One bank is active;</b> BL = 16 or 32 @ 16bank mode, BL=32 @ 8bank mode; RL = RLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4R <sub>1</sub>	VDD1	
	IDD4R <sub>2H</sub>	VDD2H	
	IDD4R <sub>2L</sub>	VDD2L	8
	IDD4R <sub>Q</sub>	VDDQ	5

## 14.2 IDD Specifications (cont'd)

Table 450 — LPDDR5 IDD Specification Parameters and Operating Conditions<sup>1,2,10</sup> (cont'd)

Parameter / Condition	Symbol	Power Supply	Note
<b>Operating burst READ current @ 8/16Bank Mode with DVFSC or E-DVFSC</b> tCK = tCKmin; tWCK=tWCKmin; CS is LOW between valid commands; <b>One bank is active;</b> BL = 16 or 32 @ 16bank mode, BL=32 @ 8bank mode; RL = RLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled <b>DVFSC or E-DVFSC mode is enabled</b>	IDD4R <sub>DVFSC1</sub>	VDD1	11
	IDD4R <sub>DVFSC2H</sub>	VDD2H	11
	IDD4R <sub>DVFSC2L</sub>	VDD2L	8,11,12
	IDD4R <sub>DVFSCQ</sub>	VDDQ	5,11
<b>Operating burst WRITE current @ BG Mode</b> tCK = tCKmin; tWCK=tWCKmin; CS is LOW between valid commands; <b>One bank in each bank group 1 and 2 is active;</b> BL = 16 or 32 ; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer RDQS <sub>t</sub> is stable (if Link ECC is enabled) ODT disabled	IDD4W <sub>1</sub>	VDD1	
	IDD4W <sub>2H</sub>	VDD2H	
	IDD4W <sub>2L</sub>	VDD2L	8
	IDD4W <sub>Q</sub>	VDDQ	4
<b>Operating burst WRITE current @ 8/16Bank Mode</b> tCK = tCKmin; tWCK=tWCKmin; CS is LOW between valid commands; <b>One bank is active;</b> BL = 16 or 32 @ 16bank mode, BL=32 @ 8bank mode ; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer RDQS <sub>t</sub> is stable (if Link ECC is enabled) ODT disabled	IDD4W <sub>1</sub>	VDD1	
	IDD4W <sub>2H</sub>	VDD2H	
	IDD4W <sub>2L</sub>	VDD2L	8
	IDD4W <sub>Q</sub>	VDDQ	4
<b>Operating burst WRITE current @ 8/16Bank Mode with DVFSC or E-DVFSC</b> tCK = tCKmin; tWCK=tWCKmin; CS is LOW between valid commands; <b>One bank is active;</b> BL = 16 or 32 @ 16bank mode, BL=32 @ 8bank mode; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled <b>DVFSC or E-DVFSC mode is enabled</b>	IDD4W <sub>DVFSC1</sub>	VDD1	11
	IDD4W <sub>DVFSC2H</sub>	VDD2H	11
	IDD4W <sub>DVFSC2L</sub>	VDD2L	8,11, 12
	IDD4W <sub>DVFSCQ</sub>	VDDQ	4,11
<b>All-bank REFRESH Burst current:</b> tCK = tCKmin; CS is LOW between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; RDQS <sub>t</sub> is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable and static	IDD5 <sub>1</sub>	VDD1	
	IDD5 <sub>2H</sub>	VDD2H	
	IDD5 <sub>2L</sub>	VDD2L	8
	IDD5 <sub>Q</sub>	VDDQ	4
<b>All-bank REFRESH Average current:</b> tCK = tCKmin; CS is LOW between valid commands; tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; RDQS <sub>t</sub> is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable and static	IDD5AB <sub>1</sub>	VDD1	
	IDD5AB <sub>2H</sub>	VDD2H	
	IDD5AB <sub>2L</sub>	VDD2L	8
	IDD5AB <sub>Q</sub>	VDDQ	4

## 14.2 IDD Specifications (cont'd)

Table 451 — LPDDR5 IDD Specification Parameters and Operating Conditions<sup>1,2,10</sup> (cont'd)

Parameter / Condition	Symbol	Power Supply	Note
<b>All-bank REFRESH Burst current with E-DVFS:</b> tCK = 1.25ns (800 MHz) CKR=2:1 CS is LOW between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; RDQS_t is don't care. ODT disabled WCK inputs are stable and static Enhanced DVFS mode is enabled	IDD5ED1	VDD1	
	IDD5ED2H	VDD2H	
	IDD5ED2L	VDD2L	8
	IDD5EDQ	VDDQ	4
<b>All-bank REFRESH Average current with E-DVFS:</b> tCK = 1.25ns (800 MHz) CKR=2:1 CS is LOW between valid commands; tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; RDQS_t is don't care. ODT disabled WCK inputs are stable and static Enhanced DVFS mode is enabled	IDD5ABED1	VDD1	
	IDD5ABED2H	VDD2H	
	IDD5ABED2L	VDD2L	8
	IDD5ABEDQ	VDDQ	4
<b>Per-bank REFRESH Average current:</b> tCK = tCKmin; CS is LOW between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable and static	IDD5PB1	VDD1	
	IDD5PB2H	VDD2H	
	IDD5PB2L	VDD2L	8
	IDD5PBQ	VDDQ	4
<b>Per-bank REFRESH Average current with E-DVFS:</b> tCK = 1.25ns (800 MHz) CKR=2:1 CS is LOW between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; RDQS_t is don't care. ODT disabled WCK inputs are stable and static Enhanced DVFS mode is enabled	IDD5PBED1	VDD1	
	IDD5PBED2H	VDD2H	
	IDD5PBED2L	VDD2L	8
	IDD5PBEDQ	VDDQ	4

## 14.2 IDD Specifications (cont'd)

Table 452 — LPDDR5 IDD Specification Parameters and Operating Conditions<sup>1,2,10</sup> (cont'd)

Parameter / Condition	Symbol	Power Supply	Note
<b>Power down Self refresh current:</b> CK_t=LOW, CK_c=HIGH; CS is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ( $\leq 85^{\circ}$ C) Maximum TBDx Self-Refresh Rate; ( $> 85^{\circ}$ C) RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable and static	IDD6 <sub>1</sub>	VDD1	6,7
	IDD6 <sub>2H</sub>	VDD2H	6,7
	IDD6 <sub>2L</sub>	VDD2L	6,7,8
	IDD6 <sub>Q</sub>	VDDQ	4,6,7,8
<b>Deep sleep mode current:</b> CK_t=LOW, CK_c=HIGH; CS is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ( $\leq 85^{\circ}$ C) Maximum TBDx Self-Refresh Rate; ( $> 85^{\circ}$ C) RDQS_t is stable (if Link ECC is enabled) ODT disabled WCK inputs are stable and static	IDD6 <sub>DS1</sub>	VDD1	6,7
	IDD6 <sub>DS2H</sub>	VDD2H	6,7
	IDD6 <sub>DS2L</sub>	VDD2L	6,7,8
	IDD6 <sub>DSQ</sub>	VDDQ	4,6,7
NOTE 1 Published IDD values are the maximum of the distribution of the arithmetic mean. NOTE 2 ODT disabled. MR11 OP[6:4] = 000 <sub>B</sub> NOTE 3 IDD current specifications are tested after the device is properly initialized. NOTE 4 Measured currents are the summation of VDDQ and VDD2H / VDD2L. NOTE 5 Guaranteed by design with output load = 5 pF and RON = 40 ohm. NOTE 6 The 1x Self-Refresh Rate is the rate at which the LPDDR5 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range. NOTE 7 This is the general definition that applies to full array Self Refresh. NOTE 8 When MR13 OP[7] is high, single VDD2 rail, VDD2L Current shall be added to VDD2H Current. NOTE 9 IDD values can be different according to the bank organization set by MR3 OP[4:3]. NOTE 10 When DVFSC is enabled, the minimum tCK shall be set by following DVFSC operating frequency. NOTE 11 IDD values can be different according to the DVFSC set by MR19 OP[1:0]. NOTE 12 When LPDDR5X SDRAM(MR8 OP[1:0]=01B) supports both DVFSC and E-DVFSC mode(MR41 OP[2:1]=10B), this IDD current at mode which consumes bigger VDD2L current than the other			



## 15 Electrical Characteristics and AC Timing

### 15.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR5 device.

#### 15.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200-cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left( \sum_{j=1}^N tCKj \right) / N$$

*where N = 200*

Unit "tCK(avg)" represents the actual clock average tCK(avg) of the input clock under operation. Unit "nCK" represents one clock cycle of the input clock, counting the actual clock edges. tCK(avg) may change by up to +/-1% within a 100-clock cycle window, provided that all jitter and timing specs are met.

#### 15.1.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

tCK(abs) is not subject to production test.

#### 15.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$CH(avg) = \left( \sum_{j=1}^N tCHj \right) / (N \times tCK(avg))$$

*where N = 200*

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left( \sum_{j=1}^N tCLj \right) / (N \times tCK(avg))$$

*where N = 200*

#### 15.1.4 Definition for tCH(abs) and tCL(abs)

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

Both tCH(abs) and tCL(abs) are not subject to production test.

#### 15.1.5 Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

$tJIT(per) = \text{Min/max of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

tJIT(per),act is the actual clock jitter for a given system.

tJIT(per),allowed is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.

#### 15.1.6 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

$tJIT(cc) = \text{Max of } |\{tCK(i+1) - tCK(i)\}|.$

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

#### 15.1.7 Clock Timing

Table 453 — Clock AC Timings for 5/10/67/133 MHz

Parameter	Symbol	5 MHz		10 MHz		67 MHz		133 MHz		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Average clock period	tCK(avg)	200	200	100	200	14.93	200	7.5	200	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-11200	11200	-5600	5600	-840	840	-430	430	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	22400	-	11200	-	1680	-	860	ps	

### 15.1.7 Clock Timing (cont'd)

**Table 454 — Clock AC Timings for 200/267/344/400 MHz**

Parameter	Symbol	200 MHz		267 MHz		344 MHz		400 MHz		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Average clock period	tCK(avg)	5	200	3.75	200	2.9	200	2.5	200	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-280	280	-210	210	-170	170	-140	140	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	560	-	420	-	340	-	280	ps	

**Table 455 — Clock AC Timings for 467/533/600/688 MHz**

Parameter	Symbol	467 MHz		533 MHz		600 MHz		688 MHz		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Average clock period	tCK(avg)	2.15	200	1.875	200	1.667	200	1.453	200	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-120	120	-110	110	-95	95	-85	85	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	240	-	220	-	190	-	170	ps	

### 15.1.7 Clock Timing (cont'd)

**Table 456 — Clock AC Timings for 750/800 MHz**

Parameter	Symbol	750 MHz		800 MHz		Units	Notes
		Min	Max	Min	Max		
Average clock period	tCK(avg)	1.333	200	1.25	200	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-75	75	-70	70	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	150	-	140	ps	

**Table 457 — Clock AC Timings for 937.5/1066.5 MHz**

Parameter	Symbol	937.5 MHz		1066.5 MHz		Units	Notes
		Min	Max	Min	Max		
Average clock period	tCK(avg)	1066.7ps	200 ns	937.6 ps	200 ns	-	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-60	60	-55	55	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	120	-	110	ps	

## 15.2 Write Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input write clocks violating the min/max values may result in malfunction of the LPDDR5 device.

### 15.2.1 Definition for tWCK(avg) and nWCK

tWCK(avg) is calculated as the average write clock period across any consecutive 200-cycle window, where each write clock period is calculated from rising edge to rising edge.

$$tWCK(avg) = \left( \sum_{j=1}^N tWCKj \right) / N$$

where  $N = 200$

Unit "tWCK(avg)" represents the actual write clock average tWCK(avg) of the input write clock under operation. Unit "nWCK" represents one write clock cycle of the input write clock, counting the actual write clock edges. tWCK(avg) may change by up to +/-1% within a 100 write clock cycle window, provided that all jitter and timing specs are met.

### 15.2.2 Definition for tWCK(abs)

tWCK(abs) is defined as the absolute write clock period, as measured from one rising edge to the next consecutive rising edge.

tWCK(abs) is not subject to production test.

### 15.2.3 Definition for tWCKH(avg) and tWCKL(avg)

tWCKH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tWCKH(avg) = \left( \sum_{j=1}^N tWCKHj \right) / (N \times tWCK(avg))$$

where  $N = 200$

tWCKL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tWCKL(avg) = \left( \sum_{j=1}^N tWCKLj \right) / (N \times tWCK(avg))$$

where  $N = 200$

#### 15.2.4 Definition for tWCKH(abs) and tWCKL(abs)

tWCKH(abs) is the absolute instantaneous write clock high pulse width, as measured from one rising edge to the following falling edge.

tWCKL(abs) is the absolute instantaneous write clock low pulse width, as measured from one falling edge to the following rising edge.

Both tWCKH(abs) and tWCKL(abs) are not subject to production test.

#### 15.2.5 Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tWCK from tWCK(avg).

tJIT(per) = Min/max of {tWCK<sub>i</sub> - tWCK(avg) where i = 1 to 200}.

tJIT(per)<sub>act</sub> is the actual write clock jitter for a given system.

tJIT(per)<sub>allowed</sub> is the specified allowed write clock period jitter.

tJIT(per) is not subject to production test.

#### 15.2.6 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in write clock period between two consecutive write clock cycles.

tJIT(cc) = Max of |{tWCK(i+1) - tWCK(i)}|.

tJIT(cc) defines the cycle-to-cycle jitter.

tJIT(cc) is not subject to production test.

#### 15.2.7 Definition for tERR(2per)

tERR(2per) is defined as the cumulative error across 2 consecutive cycles from tWCK(avg). tERR(2per) is not subject to production test.

$$tERR(nper) = \left( \sum_{j=1}^{i+n-1} tWCK_j \right) - n \times tWCK(avg)$$

*where N = 2*

#### 15.2.8 Definition for tERR(3per)

tERR(3per) is defined as the cumulative error across 3 consecutive cycles from tWCK(avg). tERR(3per) is not subject to production test.

$$tERR(nper) = \left( \sum_{j=1}^{i+n-1} tWCK_j \right) - n \times tWCK(avg)$$

*where N = 3*

### 15.2.9 Definition for tERR(4per)

tERR(4per) is defined as the cumulative error across 4 consecutive cycles from tWCK(avg). tERR(4per) is not subject to production test.

$$tERR(nper) = \left( \sum_{j=1}^{i+n-1} tWCKj \right) - n \times tWCK(avg)$$

where  $N = 4$

### 15.2.10 Write Clock Timing

**Table 458 — Write Clock AC Timings for 266/533/800/1067 MHz**

[illegible]

**Table 459 — Write Clock AC Timings for 1375/1600/1867/2134 MHz**

[illegible]

Symbol	2400 MHz		2750 MHz		3000 MHz		3200 MHz
	Min	Max	Min	Max	Min	Max	Min

[illegible]



## 15.2.10 Write Clock Timing (cont'd)

Table 461 — Write Clock AC Timings for 3750/4266.5 MHz

Parameter	Symbol	3750 MHz		4266.5 MHz		Units	Notes
		Min	Max	Min	Max		
Write Clock Timing							
Average Write Clock period	tWCK(avg)	266.7 ps	50 ns	234.4 ps	50 ns	-	
Average High pulse width	tWCKH(avg)	0.46	0.54	0.46	0.54	tWCK(avg)	
Average Low pulse width	tWCKL(avg)	0.46	0.54	0.46	0.54	tWCK(avg)	
Absolute Write Clock period	tWCK(abs)	tWCK (avg) MIN + tJIT(per) MIN	-	tWCK (avg) MIN + tJIT(per) MIN	-	ns	
Absolute High Write Clock pulse width	tWCKH(abs)	0.43	0.57	0.43	0.57	tWCK (avg)	
Absolute Low Write Clock pulse width	tWCKL(abs)	0.43	0.57	0.43	0.57	tWCK (avg)	
Write Clock period jitter tJIT(per)	WCK period jitter tJIT(per)	-19	19	-17	17	ps	
Maximum Write Clock Jitter between consecutive cycles	tJIT(cc)	-	38	-	34	ps	
Cumulative error across 2 cycles	tERR(2per)	TBD	TBD	TBD	TBD	ps	
Cumulative error across 3 cycles	tERR(3per)	TBD	TBD	TBD	TBD	ps	
Cumulative error across 4 cycles	tERR(4per)	TBD	TBD	TBD	TBD	ps	

### 15.3 tWCK2DQ AC parameters

**Table 462 — tWCK2DQ AC Parameters**<sup>1,2,3</sup>

Parameter	Symbol	Data Rate		Min/Max	Units	Notes
		≤ 6400 Mbps	> 6400 Mbps			
DQ to WCK input offset	tWCK2DQI_HF	300/700	250/600	Min/Max	ps	
	tWCK2DQI_LF	300/900		Min/Max	ps	
WCK to DQ input offset temperature variation (Write)	tWCK2DQI_temp_HF	0.6	0.5	Max	ps/°C	
	tWCK2DQI_temp_LF	0.7		Max	ps/°C	
WCK to DQ input offset voltage variation (Write)	tWCK2DQI_volt_HF	25	25	Max	ps/50 mV	
	tWCK2DQI_volt_LF	50		Max	ps/50 mV	
	tWCK2DQI_volt_HF_L	50	N/A	Max	ps/50 mV	4
DQ to WCK output offset	tWCK2DQO_HF	650/1600	650/1600	Min/Max	ps	
	tWCK2DQO_LF	650/1900		Min/Max	ps	
WCK to DQ output offset temperature variation (Read)	tWCK2DQO_temp_HF	1.5	1.4	Max	ps/°C	
	tWCK2DQO_temp_LF	1.8		Max	ps/°C	
WCK to DQ output offset voltage variation (Read)	tWCK2DQO_volt_HF	3.0	2.5	Max	ps/mV	
	tWCK2DQO_volt_LF	5.0		Max	ps/mV	
	tWCK2DQO_volt_HF_L	5.0	N/A	Max	ps/mV	4
NOTE 1 HF means high frequency and LF means low frequency. NOTE 2 '_LF' is used up to 3200 Mbps. NOTE 3 WCK2DQ AC parameters (HF/LF) can be selectable by MR18 OP[3]. NOTE 4 This parameter value is applied when MR18 OP[3] and MR19 OP[1:0] set as follows at the same time. - WCK Frequency Mode=High frequency mode: MR18 OP[3]=1 <sub>B</sub> . - Enhanced DVFSC mode is enabled: MR19 OP[1:0]=10 <sub>B</sub> .						

**Table 463 — WCK to CK/DQ Offset Rank to Rank Variation**<sup>1,2,3,4,5</sup>

Parameter	Symbol	Target	Min/Max	Units
WCK to CK offset rank to rank variation	tWCK2CK_rank2rank	0	Min	ps
		TBD	Max	ps
WCK to DQ Input offset rank to rank variation	tWCK2DQI_rank2rank	0	Min	ps
		TBD	Max	ps
WCK to DQ Output offset rank to rank variation	tWCK2DQO_rank2rank	0	Min	ps
		TBD	Max	ps
NOTE 1 The same voltage and temperature are applied to tWCK2CK_rank2rank, tWCK2DQI_rank2rank, tWCK2DQO_rank2rank AC parameters.				
NOTE 2 tWCK2CK_rank2rank, tWCK2DQI_rank2rank and tWCK2DQO_rank2rank AC parameters are applied to multi-ranks per channel within a package consisting of the same design dies.				
NOTE 3 tWCK2CK_rank2rank, tWCK2DQI_rank2rank and tWCK2DQO_rank2rank AC parameters are applied to multi byte mode dies per channel which share the same CK input within a package consisting of the same design dies.				
NOTE 4 tWCK2CK_rank2rank, tWCK2DQI_rank2rank and tWCK2DQO_rank2rank AC parameters are applied to multi byte mode dies per channel which share the same CK input within a package consisting of the same design dies.				
NOTE 5 tWCK2DQ parameter is defined for all DQ's within a byte.				

## 15.4 DQ Tx Jitter Spec

The DRAM DQ to RDQS differential jitter is defined to support both SOC matched and unmatched DQ-RDQS input receiver (Rx) types over NUI of mismatch. All output timings are referenced to RDQS for source synchronous timing relationship. The appropriate RDQS preamble mode must be selected in order to support the unmatched SOC Rx. It is the responsibility of the SOC and system to insure the advanced RDQS preambles edges are robust for system operation.

The N-UI DQ to RDQS output timing is defined by  $t_{RDQS\_NUI}$  in conjunction with  $t_{DQSQ}$  where NUI defines the number of UI RDQS is shifted from the corresponding DQ as shown in the figures below.






Figure 317 — N-UI DQ to RDQS Output Timing Definitions

## 15.4 DQ Tx Jitter Spec (cont'd)



**Figure 318 — DQ Eye Width Per Pin ( $t_{QW}$ )**


The figures below include examples of 0 and 3UI mismatch using the 4 twck RDQS read preamble of 2twck static + 2twck toggle.



NOTE 1 It is the responsibility of the SOC and system to insure the advanced RDQS preambles edges are robust for system operation.

**Figure 319 — Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 0 UI Mismatch**

## 15.4 DQ Tx Jitter Spec (cont'd)



NOTE 1 It is the responsibility of the SOC and system to insure the advanced RDQS preambles edges are robust for system operation.

**Figure 320 — Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 3 UI Mismatch**

## 15.4 DQ Tx Jitter Spec (cont'd)

### Table 464 — DRAM DQ, DQS Output Timing

Symbol	Parameter	Data Rate [Mbps]				Units	Notes
		≤ 6400		7500 / 8533			
		Min	Max	Min	Max		
tDQSQ	RDQS_t, RDQS_c to DQ Skew per byte group	-	0.26	-	0.33	UI	1,2,3,4
tQW	DQ eye width per pin	tWCKH/L(abs)MIN – 0.17	-	tWCKH/L(abs)MIN – 0.17		UI	1,2,5
tjitRDQS_1UI(avg)	Average 1UI jitter of RDQS (Duty-Cycle jitter)	– 0.017	+ 0.017	– 0.017	+ 0.017	UI	
tjitRDQS_1UI(abs)	Absolute 1UI jitter of RDQS	– 0.039	+ 0.039	– 0.039	+ 0.039	UI	1,2,6
tjitRDQS_2UI(abs)	Absolute 2UI jitter of RDQS	– 0.03	+ 0.03	– 0.03	+ 0.03	UI	1,2,6
tjitRDQS_3UI(abs)	Absolute 3UI jitter of RDQS	– 0.056	+ 0.056	– 0.056	+ 0.056	UI	1,2,6
tjitRDQS_4UI(abs)	Absolute 4UI jitter of RDQS	– 0.035	+ 0.035	– 0.035	+ 0.035	UI	1,2,6
tjitRDQS_1UI	Remainder of absolute 1UI jitter of RDQS with average 1UI jitter removed	– 0.022	+ 0.022	– 0.022	+ 0.022	UI	1,2,6,7
tjitRDQS_3UI	Remainder of absolute 3UI jitter of RDQS with average 1UI jitter removed	– 0.039	+ 0.039	– 0.039	+ 0.039	UI	1,2,6,8

NOTE 1 These parameters are defined over voltage and temperature.

NOTE 2 This parameter value is defined after duty cycle adjustment is applied. These parameter values before duty cycle adjustment can be varied depending on the amount of WCK input duty cycle distortion.

NOTE 3 These parameters are a function of WCK input clock jitter tWCKH and tWCKL. Note for tWCKL(abs)MIN of 0.43tWCK = 0.86 UI.

NOTE 4 These parameters are defined as min/max across all DQ pins per byte group. This includes the across pin variation within a byte group.

NOTE 5 Equation applies to tWCKH/L(abs) MIN = 0.43 ... 0.46tWCK. If tWCKH/L(abs) MIN >= 0.46tWCK then tQW = 0.75UI.  
Example1: If tWCKH/L(abs) MIN is 0.43tWCK then tQW MIN = tWCKH/L(abs) MIN - 0.17 UI = 0.86 UI - 0.17UI = 0.69UI.  
Example2: If tWCKH/L(abs) MIN is 0.46tWCK then tQW MIN = tWCKH/L(abs) MIN - 0.17 UI = 0.92 UI - 0.17UI = 0.75UI.  
Example3: If tWCKH/L(abs) MIN is 0.48tWCK then tQW MIN = 0.75UI.

NOTE 6 This parameter is defined as tjitRDQS\_NUI = tRDQS\_NUI - N\*UI where N= 1,2,3,4 and UI is the unit interval. Example tjitRDQS\_2UI= tRDQS\_2UI - 2\*UI.

NOTE 7 tjitRDQS\_1UI MAX = tjitRDQS\_1UI(abs) MAX - tjitRDQS\_1UI(avg) MAX; tjitRDQS\_1UI MIN = tjitRDQS\_1UI(abs) MIN - tjitRDQS\_1UI(avg) MIN.

NOTE 8 tjitRDQS\_3UI MAX = tjitRDQS\_3UI(abs) MAX - tjitRDQS\_1UI(avg) MAX; tjitRDQS\_3UI MIN = tjitRDQS\_3UI(abs) MIN - tjitRDQS\_1UI(avg) MIN.

## 15.5 CS Rx Specification

LPDDR5 CS Rx is defined as two modes Asynchronous mode and Synchronous mode. Asynchronous mode Rx spec applies to during power down / deep sleep mode and exit from power down / deep sleep mode. Synchronous mode applies to other period than exit mode.

### 15.5.1 CS Rx Mask and Single Pulse Definition for Synchronous Mode

LPDDR5 CS Rx mask for Synchronous mode is defined as hexagonal mask shape as shown in Figure 321. CS signals apply the same compliance mask and operate in single data rate mode.

The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal.





Figure 321 — Synchronous Mode CS Rx Mask Definition

LPDDR5 CS Rx single pulse definition as shown in Figure 322.



NOTE 1 Single pulse include any cycle of pulse

Figure 322 — Synchronous Mode CS Rx Single Pulse Definition

### 15.5.1 CS Rx Mask and Single Pulse Definition for Synchronous Mode (cont'd)




Figure 323 — Synchronous Mode CS Timings at the DRAM Pin

Timing terms in Figure 324 are measured from CK<sub>t</sub>/CK<sub>c</sub> (differential mode) / CK (single end mode) to the center (midpoint) of the tCSIVW1 and tCSIVW2 window taken at midpoint and vCSIVW voltage levels.

### 15.5.2 CS Rx Input Level Definition for Asynchronous Mode

LPDDR5 CS Rx spec for power down mode is defined as shown in Figure 324. CS has to be lower than ViLPD to stay in power down mode or deep sleep mode. To exit from power down or deep sleep mode, CS has to satisfy ViHPD and power down / deep sleep timing specifications.




Figure 324 — Asynchronous Mode ViHPD and ViLPD at Power Down Exit



### 15.5.3 Synchronous Mode CS Rx Mask / Single Pulse Spec and Asynchronous Mode CS Input Spec

**Table 465 — CS Rx Specification<sup>1</sup>**

item	Symbol	Min/ Max	CK Frequency (MHz)														Unit	Note
			67 <sup>A</sup>	133	200	267	344	400	467	533	600	688	750	800	937.5	1066.5		
Rx Mask																		
CS Rx mask width at VrefCS	tCSIVW1	Min	0.3														UI	2
CS Rx mask width at vCSIVW	tCSIVW2	Min	0.22														UI	2
CS Rx mask height	vCSIVW	Min	180														mV	3
Rx Single pulse																		
CS Rx pulse width	tCSIPW	Min	0.6														UI	
CS Rx pulse amplitude	vCSIHL_AC	Min	240														mV	4
CS reference voltage	Vref_CS		VDD2H/3														mV	
Power down																		
CS VIL during Power down / Deep Sleep	ViLPD	Max	130														mV	5
CS VIH during Power down / Deep Sleep	ViHPD	Min	550														mV	6
		Max	VDD2H + 0.2														V	6
NOTE 1 The Rx voltage and absolute timing requirements apply for all CS operating frequencies at or below 67 for all speed bins. For example, tCSIVW1 (ns) = 4.477 ns at or below 67 MHz CK frequencies.																		
NOTE 2 CS Rx mask voltage and timing parameters at the pin including temperature drift and voltage AC noise impact based on Z(f) specification at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.																		
NOTE 3 CS single pulse signal amplitude into the receiver has to meet or exceed vCSIHL AC at any point over the total UI. No timing requirement above level. vCSIHL_AC is the peak to peak voltage centered around VrefCS such that vCSIHL_AC/2 min has to be met both above and below VrefCS.																		
NOTE 4 vCSIHL_AC does not have to be met when no transitions are occurring.																		
NOTE 5 The input voltage presented to the CS Rx pin during power down should be 0V nominally to minimize leakage current.																		
NOTE 6 ViHPD is applied only for Power Down and Deep Sleep exit.																		

## 15.6 CA Rx Specification

### 15.6.1 CA Rx Mask and Single Pulse Definition

LPDDR5 CA Rx mask is defined as hexagonal mask shape as shown in Figure 325. All CA signals apply the same compliance mask and operate in double data rate mode.

The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal.





Figure 325 — CA Rx Mask Definition

LPDDR5 CA Rx single pulse definition as shown in Figure 326.



NOTE 1 Single pulse include any cycle of pulse.

NOTE 2 VrefCA is calculated value based on VDDQ and MR12.

Figure 326 — CA Rx Single Pulse Definition

### 15.6.1 CA Rx Mask and Single Pulse Definition (cont'd)




Figure 327 — CA Timings at the DRAM Pins

Minimum CA Eye should be VrefCA aligned.

Differential CK mode definition.

All of the timing terms in Figure 327 are measured from CK\_t/CK\_c (differential mode) / CK (single ended mode) to the center (midpoint) of the tCIVW1 and tCIVW2 window taken at the midpoint and vCIVW voltage level. CA Rx mask window center is around CK\_t/CK\_c cross point (differential mode) / CK (single ended mode).

**Single Ended CK mode definition**

TBD

### 15.6.1 CA Rx Mask and Single Pulse Definition (cont'd)

**Table 466 — CA Rx Specification**

Item	Symbol	Min/ Max	CK Frequency (MHz)								Unit	Note
			467	533	600	688	750	800	937.5	1066.5		
Rx Mask												
CA Rx mask width at Vref	tCIVW1	Min	0.3								UI	1,2
CA Rx mask width at vCIVW	tCIVW2	Min	0.18								UI	1,2
CA Rx mask height	vCIVW	Min	155								mV	3
Rx Single pulse												
CA Rx pulse width	tCIPW	Min	0.6								UI	4
CA Rx pulse amplitude	vCIHL_AC	Min	190								mV	5
CA Vref												
CA Vref	VrefCA	Max	350								mV	8
		Min	75								mV	8
CA mask offset												
CA to CA offset	tCA2CA	Max	100								ps	6
CA to CA offset shared CA	tCA2CA_share	Max	150								ps	7
NOTE 1 CA Rx mask voltage and timing parameters at the pin including temperature drift and voltage AC noise impact based on Z(f) specification at a fixed temperature on the package. The voltage supply noise has to comply to the component Min-Max DC operating conditions.												
NOTE 2 Rx mask voltage vCIVWI(max) has to be centered around VrefCA.												
NOTE 3 CA single input pulse signal amplitude into the receiver has to meet or exceed vCIHL AC at any point over the total UI. No timing requirement above level. vCIHL AC is the peak to peak voltage centered around VrefCA such that vCIHL_AC/2 min has to be met both above and below VrefCA.												
NOTE 4 CA only minimum input pulse width defined at the VrefCA.												
NOTE 5 vCIHL_AC does not have to be met when no transitions are occurring.												
NOTE 6 tCA2CA is defined fastest CA[x] mask center to slowest CA[y] mask center.												
NOTE 7 CA to CA offset parameter (tCA2CA_share) is defined between dies which are in the same PKG and share same power supplies.												
NOTE 8 VrefCA is defined as % of VrefCA code x VDDQ.												
The Rx voltage and absolute timing requirements apply for all CA operating frequencies at or below 67 for all speed bins. For example tCIVW1 (ns) = 2.239ns at or below 67 MHz CK frequencies.												

## 15.6.2 tCA2CA\_share Definition

$$tCA2CA\_share = \max(CA2CA\_share\_R, CA2CA\_share\_F)$$




Figure 328 — CK\_t Rising Edge CA Mask

### Definition of CA2CA\_share\_R

$CA2CA\_share\_R = \max(CA2CA\_CAi\_Die\_R)$  if  $\min(CA2CA\_CAi\_Die\_R) \geq 0$   
 $|\max(CA2CA\_CAi\_Die\_R) - \min(CA2CA\_CAi\_Die\_R)|$  if  $\max(CA2CA\_CAi\_Die\_R) \geq 0$  and  $\min(CA2CA\_CAi\_Die\_R) < 0$   
 $|\min(CA2CA\_CAi\_Die\_R)|$  if  $\max(CA2CA\_CAi\_Die\_R) < 0$




Figure 329 — CK\_t Falling Edge CA Mask

### Definition of CA2CA\_share\_F

$CA2CA\_share\_F = \max(CA2CA\_CAi\_Die\_F)$  if  $\min(CA2CA\_CAi\_Die\_F) \geq 0$   
 $|\max(CA2CA\_CAi\_Die\_F) - \min(CA2CA\_CAi\_Die\_F)|$  if  $\max(CA2CA\_CAi\_Die\_F) \geq 0$  and  $\min(CA2CA\_CAi\_Die\_F) < 0$   
 $|\min(CA2CA\_CAi\_Die\_F)|$  if  $\max(CA2CA\_CAi\_Die\_F) < 0$

## 15.7 DQ, DMI, Parity, and DBI Rx Specification

### 15.7.1 DQ, DMI, Parity, and DBI Rx Mask and Single Pulse Definition

LPDDR5 DQ, DMI, Parity and DBI Rx mask is defined as hexagonal mask as shown in Figure 330. The mask ( $vDIVW$ ,  $tDIVW1$ ,  $tDIVW2$ ) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal.





Figure 330 — DQ, DMI, Parity, and DBI Rx Mask Definition

#### DQ, internal WCK data-in at DRAM Latch


Internal composite Data-Eye Center aligned to Internal WCK



All DQ signals center aligned to the strobe at the DRAM internal latch

#### DQ, WCK data-in at DRAM Pin

Non Minimum Data Eye / Maximum Rx Mask



NOTE 1  $tWCK2DQI$  is measured at the center (midpoint) of the  $tDIVW$  window.


NOTE 2  $DQz$  represents the max  $tWCK2DQI$  in this example

NOTE 3  $DQy$  represents the min  $tWCK2DQI$  in this example

Figure 331 — DQ to WCK  $tWCK2DQI$  and  $tDQ2DQ$  Timings at the DRAM Pins Referenced from the Internal Latch

### 15.7.1 DQ, DMI, Parity, and DBI Rx Mask and Single Pulse Definition (cont'd)

LPDDR5 DQ, DMI, Parity and DBI Rx single pulse definition as shown in Figure 332.



NOTE 1 Single pulse include any cycle of pulse

NOTE 2  $V_{refDQ}$  is calculated value based on  $V_{DDQ}$  and MR14/MR15

Figure 332 — DQ, DMI, Parity, and DBI Rx Single Pulse Definition

### 15.7.1 DQ, DMI, Parity, and DBI Rx Mask and Single Pulse Definition (cont'd)


**Table 467 — DQ, DMI, Parity, and DBI Rx Specification<sup>1</sup>**

[illegible]



### 15.7.2 DQ Single Pulse

LPDDR5X should follow following single pulse definition.



$$v_{DIHL} \text{ AC}/2 = v_{DIHP1} = v_{DILP1}$$

$$\text{Programed Vref DQ} = \% \text{ of MR14/15 code} * \text{VDDQ}$$

**Figure 333 — LPDDR5X DQ Single Input Pulse Definition**

**Table 468 — DQ Single Input Pulse**

[illegible]

## 15.8 Pull Up/Pull Down Driver Characteristics and Calibration

All output pins (DQ, DMI, RDQS\_t and RDQS\_c) driver characteristics and calibration are defined following.

**Table 469 — Pull-down Driver Characteristics, with ZQ Calibration<sup>1,2</sup>**

$R_{ONPD,nom}$	Resistor	Min	Nom	Max	Unit
40 Ohm	$R_{ON40PD}$	0.9	1	1.1	RZQ/6
48 Ohm	$R_{ON48PD}$	0.9	1	1.1	RZQ/5
60 Ohm	$R_{ON60PD}$	0.9	1	1.1	RZQ/4
80 Ohm	$R_{ON80PD}$	0.9	1	1.1	RZQ/3
120 Ohm	$R_{ON120PD}$	0.9	1	1.1	RZQ/2
240 Ohm	$R_{ON240PD}$	0.9	1	1.1	RZQ/1
NOTE 1 All values are after ZQ Calibration, see Table 471. Without ZQ Calibration $R_{ONPD}$ values are $\pm 30\%$ .					
NOTE 2 $R_{ONPD}$ limits are defined at same voltage and temperature as at the time ZQ calibration was done.					

**Table 470 — Pull-Up Characteristics, with ZQ Calibration<sup>1,2,3,4,5,6</sup>**

$VOH_{PU,nom}$	$VOH,nom$ (mV)	Min	Nom	Max	Unit
$VDDQ*0.5$	250	0.9	1	1.1	$VOH,nom$
NOTE 1 All values are after ZQ Calibration. Without ZQ Calibration $VOH(nom)$ values are $\pm 30\%$ .					
NOTE 2 $VOH,nom$ (mV) values are based on a nominal $VDDQ = 0.5$ V, $VDD2H=1.05$ V.					
NOTE 3 $VOH_{PU}$ limits are defined at same voltage and temperature as at the time ZQ calibration was done.					
NOTE 4 $VOH_{PU}$ limits are defined for load termination matching the SOC ODT setting (in MR17 OP[2:0]) selected at the time ZQ calibration was done. If the selected SOC ODT setting MR17 OP[2:0]=000B, then the $VOH_{PU}$ limits are not defined.					
NOTE 5 $VOH_{PU}$ limits are defined as DC levels when all DQ drivers are driving high.					
NOTE 6 Assumption of SOC ODT is typical for $VOH_{PU,nom}$ definition.					

**Table 471 — Valid Calibration Points<sup>1</sup>**

$VOH_{PU,nom}$	ODT Value					
	240	120	80	60	48	40
$VDDQ*0.5$	VALID	VALID	VALID	VALID	VALID	VALID
NOTE 1 Once the output is calibrated for a given $VOH(nom)$ calibration point, the ODT value may be changed without recalibration.						

**Table 472 — Un-terminated Pull Up Characteristics**

$R_{ONUNPU,nom}^1$	Resistor	Min	Nom	Max	Unit
40 Ohm	$R_{ON40UNPU}$	0.7	1	1.3	RZQ/6
48 Ohm	$R_{ON48UNPU}$	0.7	1	1.3	RZQ/5
60 Ohm	$R_{ON60UNPU}$	0.7	1	1.3	RZQ/4
80 Ohm	$R_{ON80UNPU}$	0.7	1	1.3	RZQ/3
120 Ohm	$R_{ON120UNPU}$	0.7	1	1.3	RZQ/2
240 Ohm	$R_{ON240UNPU}$	0.7	1	1.3	RZQ/1
NOTE 1 $R_{ONUNPU}$ is defined at $VOH = VDDQ/2$ .					

## 15.8 Pull Up/Pull Down Driver Characteristics and Calibration (cont'd)

Table 473 — Pull-down Driver Characteristics in Enhanced DVFSC Mode

$R_{ONPDED,nom}$	Resistor	Min	Nom	Max	Unit
40 Ohm	$R_{ON40PDED}$	0.45	1.0	1.75	RZQ/6
48 Ohm	$R_{ON48PDED}$	0.45	1.0	1.75	RZQ/5
60 Ohm	$R_{ON60PDED}$	0.45	1.0	1.75	RZQ/4
80 Ohm	$R_{ON80PDED}$	0.45	1.0	1.75	RZQ/3
120 Ohm	$R_{ON120PDED}$	0.45	1.0	1.75	RZQ/2
240 Ohm	$R_{ON240PDED}$	0.45	1.0	1.75	RZQ/1

Table 474 — Un-terminated Pull Up Characteristics in Enhanced DVFSC Mode

$R_{ONUNPUED,nom}^1$	Resistor	Min	Nom	Max	Unit
40 Ohm	$R_{ON40UNPUED}$	0.45	1.0	1.75	RZQ/6
48 Ohm	$R_{ON48UNPUED}$	0.45	1.0	1.75	RZQ/5
60 Ohm	$R_{ON60UNPUED}$	0.45	1.0	1.75	RZQ/4
80 Ohm	$R_{ON80UNPUED}$	0.45	1.0	1.75	RZQ/3
120 Ohm	$R_{ON120UNPUED}$	0.45	1.0	1.75	RZQ/2
240 Ohm	$R_{ON240UNPUED}$	0.45	1.0	1.75	RZQ/1
NOTE 1 $R_{ONUNPUED}$ is defined at $V_{OH} = V_{DDQ}/2$ .					

## 15.9 Output Driver and Termination Resistance Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

**Table 475 — Worst Case Output Driver and Termination Resistance**

Resistor	Definition Point	Min	Max	Unit	Notes
$R_{ONPD}$	0.5 x VDDQ	$R_{ONPD}(nom) \times (0.90 - (dR_{ONd}T(max) \times  \Delta T ) - (dR_{ON}(max)dV2 \times  \Delta V2 ) - (dR_{ON}(max)dVQ \times  \Delta VQ ))$	$R_{ONPD}(nom) \times (1.10 + (dR_{ON}(max)dT \times  \Delta T ) + (dR_{ON}(max)dV2 \times  \Delta V2 ) + (dR_{ON}(max)dVQ \times  \Delta VQ ))$	ohm	1,2,3
$R_{TT}$	0.5 x VDDQ	$R_{TT}(nom) \times (0.90 - (dR_{ON}(max)dT \times  \Delta T ) - (dR_{ON}(max)dV2 \times  \Delta V2 ) - (dR_{ON}(max)dVQ \times  \Delta VQ ))$	$R_{TT}(nom) \times (1.10 + (dR_{ON}(max)dT \times  \Delta T ) + (dR_{ON}(max)dV2 \times  \Delta V2 ) + (dR_{ON}(max)dVQ \times  \Delta VQ ))$	ohm	1,2,3
$R_{ONUNPU}$	0.5 x VDDQ	$R_{ONUNPU}(nom) \times (0.70 - (dR_{ONUNdT}(max) \times  \Delta T ) - (dR_{ON}(max) UNdV2 \times  \Delta V2 ) - (dR_{ON}(max) UNdVQ \times  \Delta VQ ))$	$R_{ONUNPU}(nom) \times (1.30 + (dR_{ON}(max) UNdT \times  \Delta T ) + (dR_{ON}(max) UNdV2 \times  \Delta V2 ) + (dR_{ON}(max) UNdVQ \times  \Delta VQ ))$	ohm	2,3
$R_{TTCS}$	0.5 x VDDQ	$R_{TTCS}(nom) \times (0.90 - (dR_{ON}(max)dT \times  \Delta T ) - (dR_{ON}(max)dV2 \times  \Delta V2 ) - (dR_{ON}(max)dVQ \times  \Delta V2 ))$	$R_{TTCS}(nom) \times (1.10 + (dR_{ON}(max)dT \times  \Delta T ) + (dR_{ON}(max)dV2 \times  \Delta V2 ) + (dR_{ON}(max)dVQ \times  \Delta V2 ))$	ohm	1,2,3
$R_{ONPDED}$	0.5 x VDDQ	$R_{ONPDED}(nom) \times (0.45 - (dR_{ONPDEDdT}(max) \times  \Delta T ) - (dR_{ON}(max) PDEDdV2 \times  \Delta V2 ) - (dR_{ON}(max) PDEDdVQ \times  \Delta VQ ))$	$R_{ONPDED}(nom) \times (1.75 - (dR_{ONPDEDdT}(max) \times  \Delta T ) - (dR_{ON}(max) PDEDdV2 \times  \Delta V2 ) - (dR_{ON}(max) PDEDdVQ \times  \Delta VQ ))$	ohm	1,2,3,4
$R_{TTED}$	0.5 x VDDQ	$R_{TTED}(nom) \times (0.45 - (dR_{ONPDEDdT}(max) \times  \Delta T ) - (dR_{ON}(max) PDEDdV2 \times  \Delta V2 ) - (dR_{ON}(max) PDEDdVQ \times  \Delta VQ ))$	$R_{TTED}(nom) \times (1.75 - (dR_{ONPDEDdT}(max) \times  \Delta T ) - (dR_{ON}(max) PDEDdV2 \times  \Delta V2 ) - (dR_{ON}(max) PDEDdVQ \times  \Delta VQ ))$	ohm	1,2,3,4
$R_{ONUNPUED}$	0.5 x VDDQ	$R_{ONUNPUED}(nom) \times (0.45 - (dR_{ONUNEDdT}(max) \times  \Delta T ) - (dR_{ON}(max) UNEDdV2 \times  \Delta V2 ) - (dR_{ON}(max) UNEDdVQ \times  \Delta VQ ))$	$R_{ONUNPUED}(nom) \times (1.75 - (dR_{ONUNEDdT}(max) \times  \Delta T ) - (dR_{ON}(max) UNEDdV2 \times  \Delta V2 ) - (dR_{ON}(max) UNEDdVQ \times  \Delta VQ ))$	ohm	1,2,3,4
NOTE 1 $\Delta T = T - T(@ \text{Calibration})$ , $\Delta V2 = VDD2H - VDD2H(@ \text{Calibration})$ , $\Delta VQ = VDDQ - VDDQ(@ \text{Calibration})$					
NOTE 2 $dR_{ONdT}$ , $dR_{ONdV2}$ , $dR_{ONdVQ}$ , $dR_{TTdV2}$ , $dR_{TTdVQ}$ , $dR_{TTdT}$ , $dR_{ONUNdT}$ , $dR_{ONUNdV2}$ and $dR_{ONUNdVQ}$ , $dR_{ONPDEDdT}$ , $dR_{ONPDEDdV2}$ , $dR_{ONPDEDdVQ}$ , $dR_{ONUNEDdT}$ , $dR_{ONUNEDdV2}$ and $dR_{ONUNEDdVQ}$ are not subject to production test but are verified by design and characterization.					
NOTE 3 VDD1, VDD2H, VDD2L, VDD2HQ and VDDQ must be nominal during measurement.					
NOTE 4 $R_{ONPDED}$ , $R_{TTED}$ and $R_{ONUNPUED}$ apply at Enhanced DVFSC mode is enabled.					

## 15.9 Output Driver and Termination Resistance Temperature and Voltage Sensitivity (cont'd)

Table 476 — Worst Case Output High Voltage

Voltage	Min	Max	Unit	Notes
VOHP <sub>U</sub>	VOHP <sub>U</sub> (nom) x(0.90-(dVOH(max)dT x  ΔT )- (dVOH(max)dV2 x  ΔV2 )- (dVOH(max)dVQ x  ΔVQ ))	VOHP <sub>U</sub> (nom) x(1.10+(dVOH(max)dT x  ΔT )+ (dVOH(max)dV2 x  ΔV2 )+ (dVOH(max)dVQ x  ΔVQ ))	V	1,2,3,4
NOTE 1 ΔT = T - T(@ Calibration), ΔV2 = VDD2H - VDD2H(@ Calibration), ΔVQ = VDDQ - VDDQ(@ Calibration)				
NOTE 2 dVOHdT, dVOHdV2 and dVOHdVQ are not subject to production test but are verified by design and characterization.				
NOTE 3 Refer to 15.8.				
NOTE 4 VDD1, VDD2H, VDD2HQ and VDDQ must be nominal during measurement.				

Table 477 — Output Driver and Termination Resistance Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit	Notes
dR <sub>ON</sub> dT	R <sub>ON</sub> Temperature Sensitivity	0.00	0.75	%/°C	
dR <sub>ON</sub> dV2	R <sub>ON</sub> VDD2H Voltage Sensitivity	0.00	0.50	%/mV	
dR <sub>ON</sub> dVQ	R <sub>ON</sub> VDDQ Voltage Sensitivity	0.00	0.20	%/mV	
dVOHdT	VOH Temperature Sensitivity	0.00	0.75	%/°C	
dVOHdV2	VOH VDD2H Voltage Sensitivity	0.00	0.35	%/mV	
dVOHdVQ	VOH VDDQ Voltage Sensitivity	0.00	0.35	%/mV	
dR <sub>TT</sub> dT	R <sub>TT</sub> Temperature Sensitivity	0.00	0.75	%/°C	
dR <sub>TT</sub> dV2	R <sub>TT</sub> VDD2H Voltage Sensitivity	0.00	0.50	%/mV	
dR <sub>TT</sub> dVQ	R <sub>TT</sub> VDDQ Voltage Sensitivity	0.00	0.20	%/mV	
dRONUNdT	Un-terminated R <sub>ON</sub> Temperature Sensitivity	0.00	0.75	%/°C	
dRONUNdV2	Un-terminated R <sub>ON</sub> VDD2H Voltage Sensitivity	0.00	0.75	%/mV	
dRONUNdVQ	Un-terminated R <sub>ON</sub> VDDQ Voltage Sensitivity	0.00	0.75	%/mV	
dRonPDEDdT	R <sub>ON</sub> Temperature Sensitivity	0.00	0.75	%/°C	1
dRonPDEDdV2	R <sub>ON</sub> VDD2L Voltage Sensitivity	0.00	0.60	%/mV	1
dRonPDEDdVQ	R <sub>ON</sub> VDDQ Voltage Sensitivity	0.00	0.20	%/mV	1
dRonUNEDdT	Un-terminated R <sub>ON</sub> Temperature Sensitivity	0.00	0.75	%/°C	1
dRonUNEDdV2	Un-terminated R <sub>ON</sub> VDD2L Voltage Sensitivity	0.00	0.75	%/mV	1
dRonUNEDdVQ	Un-terminated R <sub>ON</sub> VDDQ Voltage Sensitivity	0.00	0.75	%/mV	1
NOTE 1 These parameters apply at Enhanced DVFSC mode is enabled.					

## 16 Die Configuration, Package Ballout, and Pin Definition

### 16.1 Package Configuration

#### 16.1.1 Package Considerations for Byte-Mode Devices

Two Byte-Mode LPDDR5 SDRAMs can be logically combined into a Standard LPDDR5 SDRAM. Byte mode devices use the same bank architecture with one row address added and the page size reduced by half compared to a standard device of the same density. Two byte-mode die of the same density can be combined to make an equivalent x16 device of twice the given density. The inputs are ganged and the DQ busses from the two devices are assigned individually to the 16-bit channels.

Packages for Standard and Byte-Mode devices share the same ballmaps. This section describes internal wiring changes and system considerations when using packages containing Byte-Mode devices.

Three different die combinations are supported:

- 1) Standard - Packages configured with only Standard LPDDR5 die.
- 2) Byte-Mode - Packages configured with only Byte-Mode LPDDR5 die.
- 3) Mixed - Packages configured with both Standard and Byte-Mode LPDDR5 die. In this mixed configuration, some ranks contain only Standard die and other ranks contain only Byte-Mode die.

For mixed packages, standard devices shall be assigned to the lower numbered ranks and byte-mode devices shall be assigned to the higher numbered ranks.




Figure 334 — Example of Rank Assignment for a Single-channel Dual-rank Package

## 16.2 Pad Order

Table 478 — LPDDR5 Pad Order<sup>1,2</sup>

TOP	
Pad number	Pad Name
1	VDD2H
2	VSS
3	VDD1
4	VDD2H
5	VDD2L
6	VSS
7	VDD2H
8	VSS
9	DQ8
10	VDDQ
11	DQ9
12	VSS
13	DQ10
14	VDDQ
15	DQ11
16	VSS
17	RDQS1_t
18	RDQS1_c
19	VDDQ
20	VDD2H
21	WCK1_c
22	WCK1_t
23	VSS
24	VDD2L
25	VDDQ
26	DMI1
27	VSS
28	DQ12
29	VDDQ
30	DQ13
31	VSS
32	DQ14
33	VDDQ
34	DQ15
35	VSS

Pad number	Pad Name
36	VDD2H
37	RESET_n
38	VDD2L
39	VSS
40	CA6
41	CA5
42	VDD2H
43	CA4
44	CA3
45	VSS
46	CK_c
47	CK_t
48	VDD2H
49	CS
50	CA2
51	VSS
52	CA1
53	CA0
54	VDD2H
55	VDD2L
56	VSS
57	ZQ
58	VDDQ
59	VDD2H

Pad number	Pad Name
60	VSS
61	DQ7
62	VDDQ
63	DQ6
64	VSS
65	DQ5
66	VDDQ
67	DQ4
68	VSS
69	DMI0
70	VDDQ
71	VDD2L
72	VSS
73	WCK0_t
74	WCK0_c
75	VDD2H
76	VDDQ
77	RDQS0_c
78	RDQS0_t
79	VSS
80	DQ3
81	VDDQ
82	DQ2
83	VSS
84	DQ1
85	VDDQ
86	DQ0
87	VSS
88	VDD2H
89	VSS
90	VDD2L
91	VDD2H
92	VDD1
93	VSS
94	VDD2H

Bottom

NOTE 1 Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.

NOTE 2 Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.

## 16.3 Package Ballout

### 16.3.1 315-ball 1CHx16 Discrete Package, 0.80 mm x 0.70 mm using MO-338A

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	NC	NC	VDDQ	DMIO_A	VSS	VDD2L	VDD2H	VDD2H	VDD2H	VDD2L	VSS	DM1_A	VDDQ	NC	NC
B	NC	VDDQ	RDQS0_T_A	VSS	DQ4_A	VDD2L	VDD2H	VSS	VDD2H	VDD2L	DQ12_A	VSS	RDQS1_T_A	VDDQ	NC
C	VDD1	DQ1_A	VDDQ	RDQS0_C_A	VSS	DQ5_A	VDD2H	VSS	VDD2H	DQ13_A	VSS	RDQS1_C_A	VDDQ	DQ9_A	VDD1
D	DQ0_A	VSS	DQ3_A	VDDQ	WCK0_C_A	VSS	VSS	VDD2H	VSS	VSS	WCK1_C_A	VDDQ	DQ11_A	VSS	DQ8_A
E	VSS	DQ2_A	VSS	WCK0_T_A	VDDQ	DQ6_A	VDD2H	VSS	VDD2H	DQ14_A	VDDQ	WCK1_T_A	VSS	DQ10_A	VSS
F	VDDQ	VSS	VDDQ	VDDQ	DQ7_A	VDD2H	VDD2H	VSS	VDD2H	VDD2H	DQ15_A	VDDQ	VDDQ	VSS	VDDQ
G	VDDQ	VDDQ	VSS	CA0_A	VSS	CS1_A	VSS	CA2_A	VSS	CA4_A	VSS	CA6_A	VSS	VDDQ	VDDQ
H	Reset_N	VDD2L	VSS	VSS	CA1_A	VSS	CS0_A	VSS	CK_t_A	VSS	CA3_A	VSS	CA5_A	VDD2L	ZQ_A
J	VSS	VDD2L	VSS	RFU	VDD2H	RFU	VSS	VSS	CK_c_A	VSS	VDD2H	VSS	VSS	VDD2L	VSS
K	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H
L	VSS	VSS	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VSS	VSS
M	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H
N	VSS	VDD2L	VSS	VSS	VDD2H	VSS	NC	VSS	VSS	VSS	VDD2H	VSS	VSS	VDD2L	VSS
P	NC	VDD2L	NC	VSS	NC	VSS	NC	VSS	NC	VSS	NC	VSS	VSS	VDD2L	NC
R	VDDQ	VDDQ	VSS	NC	VSS	NC	VSS	NC	VSS	NC	VSS	NC	VSS	VDDQ	VDDQ
T	VDDQ	VSS	VDDQ	VDDQ	NC	VDD2H	VDD2H	VSS	VDD2H	VDD2H	NC	VDDQ	VDDQ	VSS	VDDQ
U	VSS	NC	VSS	NC	VDDQ	NC	VDD2H	VSS	VDD2H	NC	VDDQ	NC	VSS	NC	VSS
V	NC	VSS	NC	VDDQ	NC	VSS	VSS	VDD2H	VSS	VSS	NC	VDDQ	NC	VSS	NC
W	VDD1	NC	VDDQ	NC	VSS	NC	VDD2H	VSS	VDD2H	NC	VSS	NC	VDDQ	NC	VDD1
Y	NC	VDDQ	NC	VSS	NC	VDD2L	VDD2H	VSS	VDD2H	VDD2L	NC	VSS	NC	VDDQ	NC
AA	NC	NC	VDDQ	NC	VSS	VDD2L	VDD2H	VDD2H	VDD2H	VDD2L	VSS	NC	VDDQ	NC	NC

NOTE 1 0.8 mm pitch (X-axis) 15 columns, 0.7 mm pitch (Y-axis), 21 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ZQ\_A ball supports Channel A.

NOTE 4 ZQ Initiator Die for ZQ\_A shall be assigned to Rank 0 of Channel A die. If this rank is composed of byte-mode dice, the lower die shall be the initiator die.



### 16.3.2 315-ball 2CHx32 Discrete Package, 0.80 mm x 0.70 mm using MO- 338A

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	NC	NC	VDDQ	DM0_A	VSS	VDD2L	VDD2H	VDD2H	VDD2H	VDD2L	VSS	DM1_A	VDDQ	NC	NC
B	NC	VDDQ	RDQS0_T_A	VSS	DQ4_A	VDD2L	VDD2H	VSS	VDD2H	VDD2L	DQ12_A	VSS	RDQS1_T_A	VDDQ	NC
C	VDD1	DQ1_A	VDDQ	RDQS0_C_A	VSS	DQ5_A	VDD2H	VSS	VDD2H	DQ13_A	VSS	RDQS1_C_A	VDDQ	DQ9_A	VDD1
D	DQ0_A	VSS	DQ3_A	VDDQ	WCK0_C_A	VSS	VSS	VDD2H	VSS	VSS	WCK1_C_A	VDDQ	DQ11_A	VSS	DQ8_A
E	VSS	DQ2_A	VSS	WCK0_T_A	VDDQ	DQ6_A	VDD2H	VSS	VDD2H	DQ14_A	VDDQ	WCK1_T_A	VSS	DQ10_A	VSS
F	VDDQ	VSS	VDDQ	VDDQ	DQ7_A	VDD2H	VDD2H	VSS	VDD2H	VDD2H	DQ15_A	VDDQ	VDDQ	VSS	VDDQ
G	VDDQ	VDDQ	VSS	CA0_A	VSS	CS1_A	VSS	CA2_A	VSS	CA4_A	VSS	CA6_A	VSS	VDDQ	VDDQ
H	Reset_N	VDD2L	VSS	VSS	CA1_A	VSS	CS0_A	VSS	CK_t_A	VSS	CA3_A	VSS	CA5_A	VDD2L	ZQ_A
J	VSS	VDD2L	VSS	RFU	VDD2H	RFU	VSS	VSS	CK_c_A	VSS	VDD2H	VSS	VSS	VDD2L	VSS
K	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H
L	VSS	VSS	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VSS	VSS
M	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H
N	VSS	VDD2L	VSS	VSS	VDD2H	VSS	CK_c_B	VSS	VSS	VSS	VDD2H	VSS	VSS	VDD2L	VSS
P	RFU	VDD2L	CA5_B	VSS	CA3_B	VSS	CK_t_B	VSS	CS0_B	VSS	CA1_B	VSS	VSS	VDD2L	RFU
R	VDDQ	VDDQ	VSS	CA6_B	VSS	CA4_B	VSS	CA2_B	VSS	CS1_B	VSS	CA0_B	VSS	VDDQ	VDDQ
T	VDDQ	VSS	VDDQ	VDDQ	DQ15_B	VDD2H	VDD2H	VSS	VDD2H	VDD2H	DQ7_B	VDDQ	VDDQ	VSS	VDDQ
U	VSS	DQ10_B	VSS	WCK1_t_B	VDDQ	DQ14_B	VDD2H	VSS	VDD2H	DQ6_B	VDDQ	WCK0_T_B	VSS	DQ2_B	VSS
V	DQ8_B	VSS	DQ11_B	VDDQ	WCK1_c_B	VSS	VSS	VDD2H	VSS	VSS	WCK0_C_B	VDDQ	DQ3_B	VSS	DQ0_B
W	VDD1	DQ9_B	VDDQ	RDQS1_C_B	VSS	DQ13_B	VDD2H	VSS	VDD2H	DQ5_B	VSS	RDQS0_C_B	VDDQ	DQ1_B	VDD1
Y	NC	VDDQ	RDQS1_T_B	VSS	DQ12_B	VDD2L	VDD2H	VSS	VDD2H	VDD2L	DQ4_B	VSS	RDQS0_T_B	VDDQ	NC
AA	NC	NC	VDDQ	DM1_B	VSS	VDD2L	VDD2H	VDD2H	VDD2H	VDD2L	VSS	DM0_B	VDDQ	NC	NC

NOTE 1 0.8 mm pitch (X-axis) 15 columns, 0.7 mm pitch (Y-axis), 21 rows.

NOTE 2 Top View, A1 in top left corner.

## 16.3.3 297-ball UFS MCP Two-channel FBGA (Top View) using MO-276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
A	DNU	DNU	VDD2H	VDD1	VDD2L	VDD2L	VSS	VDDQ	VDDQ	VSS				VSS	VDD2H	VDD2H	VSS	DNU	DNU	A
B	DNU	VSS	VSS	DQ9_A	VSS	DQ8_A	VSS	RDQS1_C_A	RDQS1_T_A	VDD2H				CA5_A	CA6_A	VDD1	VDD1	RFU	DNU	B
C			DQ10_A	VSS	DQ11_A	VSS	DMI1_A	VSS	VSS	VDD2H				CA3_A	VSS	CA4_A	VSS	ZQ0		C
D			DQ12_A	VSS	VDDQ	VDDQ	VSS	WCK1_C_A	WCK1_T_A	VSS				VSS	CK_c_A	VSS	VSS	VSS		D
E		VDDQ	DQ14_A	VSS	DQ13_A	VSS	DQ15_A	VDDQ	VDDQ	VDD2L				VSS	CK_t_A	VSS	CS1_A	VSS		E
F														CA2_A	VSS	VSS	CS0_A	CS2_A		F
G								VSS	VSS	VDD2L			VDD2L	CA0_A	CA1_A	VSS	VSS	RFU		G
H		VSS	DQ5_A	DQ6_A	VSS	DQ7_A	VSS	VDDQ	VDDQ	VDD2L			VDD2H	VDD2H	VSF1	VSSm	VSSm	VDDiQ		H
J			DMI0_A	VSS	VDDQ	VDDQ	WCK0_C_A	WCK0_T_A	VSS	VDD1			VSF3	RST_N	VCCQ2	VCCQ2	VCCQ	VCCQ		J
K			DQ0_A	DQ4_A	VSS	DQ3_A	VSS	RDQS0_C_A	RDQS0_T_A	VDD2H			VSF2	VSSm	VSSm	VSSm	VCCQ	VSSm		K
L		VDD2H	VSS	DQ1_A	DQ2_A	VDD2L	VDD1	VSS	VSS	VDD2H				DIN1_c	DIN1_t	VSSm	VSSm	VCC		L
M														VSSm	VSSm	DINO_c	DINO_t	VCC		M
N														DOU1_c	DOU1_t	VSSm	VSSm	VCC		N
P		VDD2H	VSS	DQ9_B	DQ10_B	VDD2L	VDD1	VSS	VSS	VDD2H				VSSm	VSSm	DOU0_c	DOU0_t	VCC		P
R			DQ8_B	DQ12_B	VSS	DQ11_B	VSS	RDQS1_C_B	RDQS1_T_B	VDD2H			VSF6	REF_CLK	VSSm	VSSm	VSSm	VSSm		R
T			DMI1_B	VSS	VDDQ	VDDQ	WCK1_C_B	WCK1_T_B	VSS	VDD1			VSF5	VSSm	VCCQ	VCCQ	VCCQ2	VCCQ2		T
U		VSS	DQ13_B	DQ14_B	VSS	DQ15_B	VSS	VDDQ	VDDQ	VDD2L			VDD2H	VDD2H	VSF4	VCCQ2	VSSm	VDDiQ_2		U
V								VSS	VSS	VDD2L			VDD2L	CA6_B	CA5_B	VSS	VSS	VDDi		V
W													VDDQ	CA4_B	VSS	VSS	VSS	VDDQ		W
Y		VDDQ	DQ6_B	VSS	DQ5_B	VSS	DQ7_B	VDDQ	VDDQ	VDD2L				VSS	CK_c_B	VSS	CS0_B	VDDQ		Y
AA			DQ4_B	VSS	VDDQ	VDDQ	VSS	WCK0_C_B	WCK0_T_B	VSS				VSS	CK_t_B	VSS	CS1_B	CS2_B		AA
AB			DQ2_B	VSS	DQ3_B	VSS	DMI0_B	VSS	VSS	VDD2H				CA3_B	VSS	CA2_B	VSS	RESET		AB
AC	DNU	VSS	VSS	DQ1_B	VSS	DQ0_B	VSS	RDQS0_C_B	RDQS0_T_B	VDD2H				CA1_B	CA0_B	VDD1	VDD1	VSS	DNU	AC
AD	DNU	DNU	VDD2H	VDD1	VDD2L	VDD2L	VSS	VDDQ	VDDQ	VSS				VSS	VDD2H	VDD2H	VSS	DNU	DNU	AD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	

NOTE 1 0.5 mm pitch, 24 rows x 19 columns.

NOTE 2 11.5 mm x 13 mm and 13 mm x 14 mm body size.

NOTE 3 Top View, A1 in top left corner.

NOTE 4 CS2\_A and CS2\_B balls are reserved for 3 rank package, and for 1 rank and 2 rank package those balls are NC.

NOTE 5 ZQ Initiator Die for ZQ0 ball shall be assigned to Rank 0 of Channel A die. If this rank is composed of byte-mode die, the lower byte die shall be the Initiator die.

NOTE 6 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.



**16.3.5 LPDDR5 441-ball x64 Discrete Package, 0.65 mm x 0.65 mm using MO-342**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
A	VSS	VSS	VDD1	VDD2L	VSS	VDD2H	VDD1	VSS	VDD2L	VDD2H	VDD2H	VSS	VDD1	VDD2L	VSS	VDD2H	VDD1	VSS	VDD2L	VSS	VSS
B	VSS	DQ0_A	VSS	DQ3_A	VDD2H	VSS	DQ11_A	DQ9_A	DQ8_A	VSS	VDD2H	DQ0_C	VSS	DQ3_C	VDD2H	VSS	DQ11_C	DQ9_C	DQ8_C	RFU	VSS
C	VDD2H	VSS	DQ2_A	VDDQ	CA0_A	VDD2H	VSS	DQ10_A	VDDQ	VDD2H	VSS	VSS	DQ2_C	VDDQ	CA0_C	VDD2H	VSS	DQ10_C	VDDQ	VDD2H	VDD2H
D	VSS	DQ1_A	WCK0_C_A	VSS	CA1_A	CS0_A	VDDQ	VSS	WCK1_C_A	VDD2H	VDDQ	DQ1_C	WCK0_C_C	VSS	CA1_C	CS0_C	VDDQ	VSS	WCK1_C_C	VDDQ	VSS
E	VDDQ	RDQS_0_C_A	VSS	WCK0_T_A	VSS	CS1_A	VSS	WCK1_C_A	DMI1_A	VSS	VDDQ	RDQS_0_C_C	VSS	WCK0_T_C	VSS	CS1_C	VSS	WCK1_C_C	DMI1_C	VSS	VDD2H
F	VDDQ	RDQS_0_T_A	VSS	VDDQ	VSS	CA2_A	VSS	RDQS_1_C_A	VSS	VDDQ	VSS	RDQS_0_T_C	VSS	VDDQ	VSS	CA2_C	VSS	RDQS_1_T_C	VSS	VDDQ	VDD2H
G	VSS	DQ4_A	VDDQ	DMI0_A	RFU0_A	RFU1_A	CA6_A	VSS	RDQS_1_C_A	VSS	VDDQ	DMI0_C	VDDQ	DQ4_C	RFU0_C	RFU1_C	CA6_C	VSS	RDQS_1_C_C	VSS	VSS
H	VDD2L	VSS	DQ5_A	VSS	CK_T_A	VSS	CA5_A	VDDQ	VSS	DQ12_A	VSS	VSS	DQ5_C	VSS	CK_T_C	VSS	CA5_C	VDDQ	VSS	DQ12_C	VDD2L
J	VDD2H	DQ6_A	DQ7_A	VDD2H	VSS	CK_C_A	VSS	DQ14_A	DQ13_A	VSS	VDD2L	DQ6_C	DQ7_C	VDD2L	ZQ_A_C	CK_C_C	VSS	DQ14_C	DQ13_C	VSS	VDD2H
K	VSS	VDD2H	VDD2H	VDD2H	VSS	CA3_A	CA4_A	VDD2L	VSS	DQ15_A	VDD2H	VDD2H	VDD2H	VDD2H	VSS	CA3_C	CA4_C	VDD2H	VSS	DQ15_C	VSS
L	VDD2H	VDD2L	VDD2L	VDD2H	VDD2L	VDD2H	VSS	VDD2H	VDD2H	VSS	VSS	VSS	VDD2H	VDD2H	VSS	VDD2H	VDD2L	VDD2H	VDD2L	VDD2L	VDD2H
M	VSS	DQ15_B	VSS	VDD2H	CA4_B	CA3_B	VSS	VDD2H	VDD2H	VDD2H	VDD2H	DQ15_D	VSS	VDD2L	CA4_D	CA3_D	VSS	VDD2H	VDD2H	VDD2H	VSS
N	VDD2H	VSS	DQ13_B	DQ14_B	VSS	CK_C_B	ZQ_B_D	VDD2L	DQ7_B	DQ6_B	VDD2L	VSS	DQ13_D	DQ14_D	VSS	CK_C_D	VSS	VDD2H	DQ7_D	DQ6_D	VDD2H
P	VDD2L	DQ12_B	VSS	VDDQ	CA5_B	VSS	CK_T_B	VSS	DQ5_B	VSS	VSS	DQ12_D	VSS	VDDQ	CA5_D	VSS	CK_T_D	VSS	DQ5_D	VSS	VDD2L
R	VSS	VSS	RDQS_1_C_B	VSS	CA6_B	RFU1_B	RFU0_B	DQ4_B	VDDQ	DMI0_B	VDDQ	VSS	RDQS_1_C_D	VSS	CA6_D	RFU1_D	RFU0_D	DMI0_D	VDDQ	DQ4_D	VSS
T	VDD2H	VDDQ	VSS	RDQS_1_T_B	VSS	CA2_B	VSS	VDDQ	VSS	RDQS_0_T_B	VSS	VDDQ	VSS	RDQS_1_T_D	VSS	CA2_D	VSS	VDDQ	VSS	RDQS_0_T_D	VDDQ
U	VDD2H	VSS	DMI1_B	WCK1_C_B	VSS	CS1_B	VSS	WCK0_T_B	VSS	RDQS_0_C_B	VDDQ	VSS	DMI1_D	WCK1_C_D	VSS	CS1_D	VSS	WCK0_T_D	VSS	RDQS_0_C_D	VDDQ
V	VSS	VDDQ	WCK1_T_B	VSS	VDDQ	CS0_B	CA1_B	VSS	WCK0_C_B	DQ1_B	VDDQ	VDD2H	WCK1_T_D	VSS	VDDQ	CS0_D	CA1_D	VSS	WCK0_C_D	DQ1_D	VSS
W	VDD2H	VDD2H	VDDQ	DQ10_B	VSS	VDD2H	CA0_B	VDDQ	DQ2_B	VSS	VSS	VDD2H	VDDQ	DQ10_D	VSS	VDD2H	CA0_D	VDDQ	DQ2_D	VSS	VDD2H
Y	VSS	RESET_N	DQ8_B	DQ9_B	DQ11_B	VSS	VDD2H	DQ3_B	VSS	DQ0_B	VDD2H	VSS	DQ8_D	DQ9_D	DQ11_D	VSS	VDD2H	DQ3_D	VSS	DQ0_D	VSS
AA	VSS	VSS	VDD2L	VSS	VDD1	VDD2H	VSS	VDD2L	VDD1	VSS	VDD2H	VDD2H	VDD2L	VSS	VDD1	VDD2H	VSS	VDD2L	VDD1	VSS	VSS

NOTE 1 14 mm x 14 mm body size

NOTE 2 441 ball count, 0.65 mm pitch, 21 x 21 ball matrix

NOTE 3 Top view, A1 is in top left corner.

NOTE 4 ZQ\_A\_C ball supports Channel A and Channel C die. ZQ\_B\_D ball supports Channel B and Channel D die.

NOTE 5 ZQ Initiator Die for ZQ\_A\_C ball shall be assigned to Rank 0 of Channel A die. If this rank is composed of byte-mode die, the lower byte die shall be the Initiator die.

NOTE 6 ZQ Initiator Die for ZQ\_B\_D ball shall be assigned to Rank 0 of Channel D die. If this rank is composed of byte-mode die, the lower byte die shall be the Initiator die.

NOTE 7 This package shall not be used double-sided unless solder joint reliability satisfies application requirements.

### 16.3.6 305-ball LPDDR5 uMCP 11.5 mm x 13 mm: Pitch = 0.5 mm using MO-276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19		
A	DNU	DNU	VDD2H	VDD1	VDD2L	VDD2L	VSS	VDDQ	VDDQ	VSS				VSS	VDD2H	VDD2H	VSS	DNU	DNU	A	
B	DNU	VSS	VSS	DQ9_A	VSS	DQ8_A	VSS	RDQS1_C_A	RDQS1_T_A	VDD2H				CA5_A	CA6_A	VDD1	VDD1	RFU	DNU	B	
C			DQ10_A	VSS	DQ11_A	VSS	DMI1_A	VSS	VSS	VDD2H				CA3_A	VSS	CA4_A	VSS	ZQ0		C	
D			DQ12_A	VSS	VDDQ	VDDQ	VSS	WCK1_C_A	WCK1_T_A	VSS				VSS	CK_c_A	VSS	VSS	VSS		D	
E		VDDQ	DQ14_A	VSS	DQ13_A	VSS	DQ15_A	VDDQ	VDDQ	VDD2L				VSS	CK_t_A	VSS	CS1_A	VSS		E	
F														CA2_A	VSS	VSS	CS0_A	CS2_A	VSF7	F	
G							VSS	VSS	VDD2L				VDD2L	CA0_A	CA1_A	VSS	VSS	LSS	VSF8	G	
H		VSS	DQ5_A	DQ6_A	VSS	DQ7_A	VSS	VDDQ	VDDQ	VDD2L				VDD2H	VDD2H	VSF1	VSSm	VSSm	VDDIQ		H
J			DMI0_A	VSS	VDDQ	VDDQ	WCK0_C_A	WCK0_T_A	VSS	VDD1				VSF3	RST_N	VCCQ2	VCCQ2	VCCQ	VCCQ	VCCQ	J
K			DQ0_A	DQ4_A	VSS	DQ3_A	VSS	RDQS0_C_A	RDQS0_T_A	VDD2H				VSF2	VSSm	VSSm	VSSm	VCCQ	VSSm	VSSm	K
L		VDD2H	VSS	DQ1_A	DQ2_A	VDD2L	VDD1	VSS	VSS	VDD2H					DIN1_c	DIN1_t	VSSm	VSSm	VCC	ZQ1	L
M															VSSm	VSSm	DIN0_c	DIN0_t	VCC	VCC	M
N															DOUT1_c	DOUT1_t	VSSm	VSSm	VCC	VCC	N
P		VDD2H	VSS	DQ9_B	DQ10_B	VDD2L	VDD1	VSS	VSS	VDD2H					VSSm	VSSm	DOUTO_c	DOUTO_t	VCC	ZQ2	P
R			DQ8_B	DQ12_B	VSS	DQ11_B	VSS	RDQS1_C_B	RDQS1_T_B	VDD2H				VSF6	REF_CLK	VSSm	VSSm	VSSm	VSSm		R
T			DMI1_B	VSS	VDDQ	VDDQ	WCK1_C_B	WCK1_T_B	VSS	VDD1				VSF5	VSSm	VCCQ	VCCQ	VCCQ2	VCCQ2		T
U		VSS	DQ13_B	DQ14_B	VSS	DQ15_B	VSS	VDDQ	VDDQ	VDD2L				VDD2H	VDD2H	VSF4	VCCQ2	VSSm	VDDIQ2		U
V							VSS	VSS	VDD2L					VDD2L	CA6_B	CA5_B	VSS	VSS	VDD1		V
W							VSS	VSS	VDD2L					VDDQ	CA4_B	VSS	VSS	VSS	VDDQ		W
Y		VDDQ	DQ6_B	VSS	DQ5_B	VSS	DQ7_B	VDDQ	VDDQ	VDD2L					VSS	CK_c_B	VSS	CS0_B	VDDQ		Y
AA			DQ4_B	VSS	VDDQ	VDDQ	VSS	WCK0_C_B	WCK0_T_B	VSS					VSS	CK_t_B	VSS	CS1_B	CS2_B		AA
AB			DQ2_B	VSS	DQ3_B	VSS	DMI0_B	VSS	VSS	VDD2H					CA3_B	VSS	CA2_B	VSS	RESET		AB
AC	DNU	VSS	VSS	DQ1_B	VSS	DQ0_B	VSS	RDQS0_C_B	RDQS0_T_B	VDD2H					CA1_B	CA0_B	VDD1	VDD1	VSS	DNU	AC
AD	DNU	DNU	VDD2H	VDD1	VDD2L	VDD2L	VSS	VDDQ	VDDQ	VSS					VSS	VDD2H	VDD2H	VSS	DNU	DNU	AD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19		

### 16.3.7 563-ball 4-channel Discrete Package 0.35(X) \* 0.4(Y) mm Pitch using MO-350B

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
A	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC	NC
B	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC
C	VSS	VSS	DQ0_A	VDDQ	VSS	DM0_A	DQ5_A	VSS	CS0_A	CS1_A	CA3_A	VDD2H	VSS	VSS	VSS	VSS	DQ8_A	VSS	VSS
D	VSS	VDD1	VSS	DQ3_A	WCK0_C_A	VDDQ	VSS	CA0_A	VSS	VSS	VSS	CA6_A	VSS	VDDQ	WCK1_C_A	DQ11_A	VSS	VDD1	VSS
E	VSS	VDD2H	DQ1_A	VSS	WCK0_T_A	VSS	DQ6_A	VDDQ	CA1_A	CK_T_A	CA4_A	VSS	VDDQ	VSS	WCK1_T_A	VSS	DQ9_A	VDD2H	VSS
F	VSS	VSS	VDDQ	RDQS0_T_A	VDD2H	DQ4_A	VSS	VSS	VSS	CK_C_A	VSS	VSS	VSS	DQ12_A	VDD2H	RDQS1_T_A	VDDQ	VSS	VSS
G	VSS	VDD2L	DQ2_A	RDQS0_C_A	VSS	VSS	VSS	VDD2H	CA2_A	VDD2L	CA5_A	VDD2H	VSS	VDDQ	VSS	RDQS1_C_A	DQ10_A	ZQ_A_C	VSS
H	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2L	VSS
J	VSS	VDD2L	DQ2_C	RDQS0_C_C	VSS	VSS	VDD2H	VSS	CA2_C	VDD2L	CA5_C	VDD2H	VSS	VSS	VSS	RDQS1_C_C	DQ10_C	RESET_N	VSS
K	VSS	VSS	VDDQ	RDQS0_T_C	VDD2H	DQ4_C	VSS	VSS	VSS	CK_C_C	VSS	VSS	VSS	VDDQ	VSS	RDQS1_T_C	VDDQ	VSS	VSS
L	VSS	VDD2H	DQ1_C	VSS	WCK0_T_C	VSS	DQ6_C	VDDQ	CA1_C	CK_T_C	CA4_C	VSS	VDDQ	VSS	WCK1_T_C	VSS	DQ9_C	VDD2H	VSS
M	VSS	VSS	VSS	DQ3_C	WCK0_C_C	VDDQ	VSS	CA0_C	VSS	VSS	VSS	CA6_C	VSS	VDDQ	WCK1_C_C	DQ11_C	VSS	VSS	VSS
N	VSS	VDD1	DQ0_C	VDDQ	VSS	DM0_C	DQ5_C	VSS	CS0_C	CS1_C	CA3_C	VSS	VSS	VSS	VSS	VSS	DQ8_C	VSS	VSS
P	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VDD1	VSS
Q	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
R	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
T	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
U	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
V	VSS	VDD1	DQ8_D	VDDQ	VSS	DM1_D	DQ13_D	VSS	CA3_D	CS1_D	CS0_D	VSS	VSS	VSS	VSS	VDDQ	DQ0_D	VDD1	VSS
W	VSS	VSS	VSS	DQ11_D	WCK0_C_D	VDDQ	VSS	CA6_D	VSS	VSS	VSS	CA0_D	VSS	VSS	WCK1_C_D	DQ3_D	VSS	VSS	VSS
Y	VSS	VDD2H	DQ9_D	VSS	WCK1_T_D	VSS	DQ14_D	VDDQ	CA4_D	CK_T_D	CA1_D	VSS	VSS	VSS	WCK0_T_D	VSS	DQ1_D	VDD2H	VSS
AA	VSS	VSS	VDDQ	RDQS1_T_D	VDD2H	DQ12_D	VSS	VSS	VSS	CK_C_D	VSS	VSS	VSS	VDDQ	VDD2H	RDQS0_T_D	VDDQ	VSS	VSS
AB	VSS	VDD2L	DQ10_D	RDQS1_C_D	VSS	VSS	VSS	VDD2H	CA5_D	VDD2L	CA2_D	VSS	VSS	VSS	VSS	RDQS0_C_D	DQ2_D	VSS	VSS
AC	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
AD	VSS	VDD2L	DQ10_B	RDQS1_C_B	VSS	VSS	VSS	VDD2H	CA5_B	VDD2L	CA2_B	VSS	VSS	VSS	VSS	RDQS0_C_B	DQ2_B	ZQ_B_D	VSS
AE	VSS	VSS	VDDQ	RDQS1_T_B	VDD2H	DQ12_B	VSS	VSS	VSS	CK_C_B	VSS	VSS	VSS	VSS	VSS	RDQS0_T_B	VDDQ	VSS	VSS
AF	VSS	VDD2H	DQ8_B	VSS	WCK1_T_B	VSS	DQ14_B	VDDQ	CA4_B	CK_T_B	CA1_B	VSS	VSS	VSS	WCK0_T_B	VSS	DQ1_B	VDD2H	VSS
AG	VSS	VDD1	VSS	DQ11_B	WCK0_C_B	VDDQ	VSS	CA6_B	VSS	VSS	VSS	CA0_B	VSS	VSS	WCK1_C_B	DQ3_B	VSS	VDD1	VSS
AH	VSS	VSS	DQ8_B	VDDQ	VSS	DM1_B	DQ13_B	VSS	CA3_B	CS1_B	CS0_B	VSS	VSS	VSS	VSS	VDDQ	DQ0_B	VSS	VSS
AJ	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	NC
AK	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC	NC

NOTE 1 0.35 mm pitch (X-axis) 19 columns x0.4mm (Y-axis) 30 rows.

NOTE 2 7 mm x12.4 mm body size.

NOTE 3 Top View, A1 bottom left corner.

NOTE 4 ZQ\_A\_C ball supports Channel A and Channel C Die. ZQ\_B\_D balls supports Channel B and Channel D die.

NOTE 5 ZQ Initiator Die for ZQ\_A\_C shall be assigned to Rank 0 of Channel A die. If this rank is composed of byte-mode die, the lower byte die shall be the initiator die.

NOTE 6 ZQ Initiator Die for ZQ\_B\_D shall be assigned to Rank 0 of Channel D die. If this rank is composed of byte-mode die, the lower byte die shall be the initiator die.

### 16.3.8 563-ball 4-channel Discrete Package 0.35(X) \* 0.4(Y) mm Pitch using MO-350B

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
A	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC	NC
B	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC
C	VSS	VSS	DQ0_A	VDDQ	VSS	DM0_A	DQ5_A	VSS	CS0_A	CS1_A	CA3_A	VSS	DQ13_A	DM11_A	VSS	VDDQ	DQ8_A	VSS	VSS
D	VSS	VDD1	VSS	DQ3_A	VSS	VDDQ	VSS	VSS	CA0_A	VSS	VSS	CA6_A	VSS	VDDQ	WCK1_C_A	DQ11_A	VSS	VDD1	VSS
E	VSS	VDD2H	DQ1_A	VSS	WCK0_T_A	VSS	DQ6_A	VDDQ	CA1_A	CK_T_A	CA4_A	VDDQ	DQ14_A	VSS	WCK1_T_A	VSS	DQ9_A	VDD2H	VSS
F	VSS	VSS	VDDQ	RDQ0_T_A	VDD2H	DQ4_A	VDDQ	VSS	VSS	CK_C_A	VSS	VSS	VDDQ	DQ12_A	VDD2H	RDQ0_T_A	VDDQ	VSS	VSS
G	VSS	VDD2L	DQ2_A	VSS	VSS	VSS	VSS	VSS	CA2_A	VDD2L	CA5_A	VSS	VSS	VSS	VSS	RDQ0_T_C_A	DQ10_A	ZQ_A_C	VSS
H	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2L	VSS
I	VSS	VDD2L	DQ2_C	VSS	VSS	VSS	VSS	VSS	CA2_C	VDD2L	CA5_C	VSS	VSS	VSS	VSS	RDQ0_T_C_C	DQ10_C	RESET_N	VSS
J	VSS	VSS	VDDQ	RDQ0_T_C_C	VDD2H	DQ4_C	VSS	VSS	VSS	CK_C_C	VSS	VSS	VSS	VSS	VSS	RDQ0_T_C_C	VDDQ	VSS	VSS
K	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
L	VSS	VDD2H	DQ1_C	VSS	WCK0_T_C	VSS	DQ6_C	VDDQ	CA1_C	CK_T_C	CA4_C	VDDQ	DQ14_C	VSS	WCK1_T_C	VSS	DQ9_C	VDD2H	VSS
M	VSS	VSS	VSS	DQ3_C	WCK0_C_C	VDDQ	VSS	CA0_C	VSS	VSS	VSS	CA6_C	VSS	VSS	WCK1_C_C	DQ11_C	VSS	VSS	VSS
N	VSS	VDD1	DQ0_C	VDDQ	VSS	DM0_C	DQ5_C	VSS	CS0_C	CS1_C	CA3_C	VSS	DQ13_C	DM11_C	VSS	VDDQ	DQ8_C	VDD1	VSS
P	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
Q	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
R	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
S	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
T	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
U	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
V	VSS	VDD1	DQ8_D	VDDQ	VSS	DM1_D	DQ13_D	VSS	CA3_D	CS1_D	CS0_D	VSS	DQ5_D	DM10_D	VSS	VDDQ	DQ0_D	VDD1	VSS
W	VSS	VSS	VSS	DQ11_D	WCK1_C_D	VDDQ	VSS	CA6_D	VSS	VSS	CA0_D	VSS	VSS	VDDQ	WCK0_C_D	DQ3_D	VSS	VSS	VSS
X	VSS	VDD2H	DQ9_D	VSS	WCK1_T_D	VSS	DQ14_D	VDDQ	CA4_D	CK_T_D	CA1_D	VDDQ	DQ6_D	VSS	WCK0_T_D	VSS	DQ1_D	VDD2H	VSS
Y	VSS	VSS	VDDQ	RDQ0_T_C_D	VDD2H	DQ12_D	VSS	VSS	VSS	CK_C_D	VSS	VSS	VDDQ	DQ4_D	VSS	RDQ0_T_C_D	VDDQ	VSS	VSS
AA	VSS	VSS	VDDQ	RDQ0_T_C_D	VSS	DQ10_D	VSS	VSS	CA5_D	VDD2L	CA2_D	VSS	VDDQ	DQ7_D	VSS	RDQ0_T_C_D	DQ2_D	VSS	VSS
AB	VSS	VDD2L	DQ10_D	VSS	VSS	VSS	VSS	VSS	CA5_B	VDD2L	CA2_B	VSS	VSS	VSS	VSS	RDQ0_T_C_B	VSS	VSS	VSS
AC	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2L	VSS
AD	VSS	VDD2L	DQ10_B	VSS	VSS	VSS	VSS	VSS	CA5_B	VDD2L	CA2_B	VSS	VSS	VSS	VSS	RDQ0_T_C_B	DQ2_B	ZQ_B_D	VSS
AE	VSS	VSS	VDDQ	RDQ0_T_B	VDD2H	DQ12_B	VDDQ	VSS	VSS	CK_C_B	VSS	VSS	VSS	DQ4_B	VDD2H	RDQ0_T_B	VDDQ	VSS	VSS
AF	VSS	VDD2H	DQ9_B	VSS	WCK1_T_B	VSS	DQ14_B	VDDQ	CA4_B	CK_T_B	CA1_B	VDDQ	DQ6_B	VSS	WCK0_T_B	VSS	DQ1_B	VDD2H	VSS
AG	VSS	VDD1	VSS	DQ11_B	WCK1_C_B	VDDQ	VSS	CA6_B	VSS	VSS	VSS	CA0_B	VSS	VDDQ	WCK0_C_B	DQ3_B	VSS	VDD1	VSS
AH	VSS	VSS	DQ8_B	VDDQ	VSS	DM1_B	DQ13_B	VSS	CA3_B	CS1_B	CS0_B	VSS	DQ5_B	DM10_B	VSS	VDDQ	DQ0_B	VSS	VSS
AI	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC
AJ	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC
AK	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS

NOTE 1 0.35 mm pitch (X-axis) 19 columns x 0.4 mm pitch (Y-axis) 30 rows.

NOTE 2 8.5 mm x 14 mm body size.

NOTE 3 Top View, A1 in top left corner.

NOTE 4 ZQ\_A\_C ball supports Channel A and Channel C die. ZQ\_B\_D ball supports Channel B and Channel D die.

NOTE 5 ZQ Initiator Die for ZQ\_A\_C ball shall be assigned to Rank 0 of Channel A die. If this rank is composed of byte-mode die, the lower byte die shall be the Initiator die.

NOTE 6 ZQ Initiator Die for ZQ\_B\_D ball shall be assigned to Rank 0 of Channel D die. If this rank is composed of byte-mode die, the lower byte die shall be the Initiator die.

## 16.3.9 LPDDR5/5X 561-ball 0.4(X) x0.4(Y) mm Pitch FBGA Ballout using MO-352

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
A		NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC	NC	A
B	NC	VSS	VSS	VSS	VSS	VSS	VSS	VDD2H	VDD2H	VSS	VDD2H	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	NC	B
C	VSS	VSS	DQ0_A	VDDQ	VSS	DMI0_A	DQ5_A	VSS	CS0_A	CS1_A	CA3_A	VSS	DQ13_A	DMI1_A	VSS	VDDQ	DQ8_A	VSS	VSS	C
D	VSS	VDD1	VSS	DQ3_A	WCK0_C A	VDDQ	VSS	CA0_A	VSS	VSS	VSS	CA6_A	VSS	VDDQ	WCK1_C A	DQ11_A	VSS	VDD1	VSS	D
E	VSS	VDD2H	DQ1_A	VSS	WCK0_C A	VSS	DQ6_A	VDDQ	CA1_A	CK_T_A	CA4_A	VDDQ	DQ14_A	VSS	WCK1_C A	VSS	DQ9_A	VDD2H	VSS	E
F	VSS	VSS	VDDQ	RDQS1_T A	VDD2H	DQ4_A	VDDQ	VSS	VSS	CK_C_A	VSS	VSS	VDDQ	DQ12_A	VDD2H	RDQS1_T A	VDDQ	VSS	VSS	F
G	VSS	VDD2L	DQ2_A	RDQS1_C A	VSS	VDD2H	DQ7_A	VDD2H	CA2_A	VDD2L	CA5_A	VDD2H	DQ15_A	VDD2H	VSS	RDQS1_C A	DQ10_A	ZQ_A_C	VSS	G
H	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2L	VSS	H
J	VSS	VDD2L	DQ2_C	RDQS1_C C	VSS	VDD2H	DQ7_C	VDD2H	CA2_C	VDD2L	CA5_C	VDD2H	DQ15_C	VDD2H	VSS	RDQS1_C C	DQ10_C	RESET_N	VSS	J
K	VSS	VSS	VDDQ	RDQS1_T C	VDD2H	DQ4_C	VDDQ	VSS	VSS	CK_C_C	VSS	VSS	VDDQ	DQ12_C	VDD2H	RDQS1_T C	VDDQ	VSS	VSS	K
L	VSS	VDD2H	DQ1_C	VSS	WCK0_C C	VSS	DQ6_C	VDDQ	CA1_C	CK_T_C	CA4_C	VDDQ	DQ14_C	VSS	WCK1_C C	VSS	DQ9_C	VDD2H	VSS	L
M	VSS	VSS	VSS	DQ3_C	WCK0_C C	VDDQ	VSS	CA0_C	VSS	VSS	CA6_C	VSS	VDDQ	WCK1_C C	DQ11_C	VSS	VSS	VSS	VSS	M
N	VSS	VDD1	DQ0_C	VDDQ	VSS	DMI0_C	DQ5_C	VSS	CS0_C	CS1_C	CA3_C	VSS	DQ13_C	DMI1_C	VSS	VDDQ	DQ8_C	VDD1	VSS	N
P	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2H	VDD2H	VSS	VDD2H	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P
R	VSS	VSS					VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	R
T	VSS	VSS					VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	T
U	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2H	VDD2H	VSS	VDD2H	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	U
V	VSS	VDD1	DQ8_D	VDDQ	VSS	DMI1_D	DQ13_D	VSS	CA3_D	CS1_D	CS0_D	VSS	DQ5_D	DMI0_D	VSS	VDDQ	DQ0_D	VDD1	VSS	V
W	VSS	VSS	VSS	DQ11_D	WCK1_C D	VDDQ	VSS	CA6_D	VSS	VSS	VSS	CA0_D	VSS	VDDQ	WCK0_C D	DQ3_D	VSS	VSS	VSS	W
Y	VSS	VDD2H	DQ9_D	VSS	WCK0_C D	VSS	DQ14_D	VDDQ	CA4_D	CK_T_D	CA1_D	VDDQ	DQ6_D	VSS	WCK1_C D	VSS	DQ1_D	VDD2H	VSS	Y
AA	VSS	VSS	VDDQ	RDQS1_T D	VDD2H	DQ12_D	VDDQ	VSS	VSS	CK_C_D	VSS	VSS	VDDQ	DQ4_D	VDD2H	RDQS1_T D	VDDQ	VSS	VSS	AA
AB	VSS	VDD2L	DQ10_D	RDQS1_C D	VSS	VDD2H	DQ15_D	VDD2H	CA5_D	VDD2L	CA2_D	VDD2H	DQ7_D	VDD2H	VSS	RDQS1_C D	DQ2_D	VSS	VSS	AB
AC	VSS	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD2L	VSS	AC
AD	VSS	VDD2L	DQ10_B	RDQS1_C B	VSS	VDD2H	DQ15_B	VDD2H	CA5_B	VDD2L	CA2_B	VDD2H	DQ7_B	VDD2H	VSS	RDQS1_C B	DQ2_B	ZQ_B_D	VSS	AD
AE	VSS	VSS	VDDQ	RDQS1_T B	VDD2H	DQ12_B	VDDQ	VSS	VSS	CK_C_B	VSS	VSS	VDDQ	DQ4_B	VDD2H	RDQS1_T B	VDDQ	VSS	VSS	AE
AF	VSS	VDD2H	DQ9_B	VSS	WCK1_C B	VSS	DQ14_B	VDDQ	CA4_B	CK_T_B	CA1_B	VDDQ	DQ6_B	VSS	WCK0_C B	VSS	DQ1_B	VDD2H	VSS	AF
AG	VSS	VDD1	VSS	DQ11_B	WCK0_C B	VDDQ	VSS	CA6_B	VSS	VSS	VSS	CA0_B	VSS	VDDQ	WCK1_C B	DQ3_B	VSS	VDD1	VSS	AG
AH	VSS	VSS	DQ8_B	VDDQ	VSS	DMI1_B	DQ13_B	VSS	CA3_B	CS1_B	CS0_B	VSS	DQ5_B	DMI0_B	VSS	VDDQ	DQ0_B	VSS	VSS	AH
AJ	NC	VSS	VSS	VSS	VSS	VSS	VSS	VDD2H	VDD2H	VSS	VDD2H	VDD2H	VSS	VSS	VSS	VSS	VSS	VSS	NC	AJ
AK	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	NC	NC	AK
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	



### **16.3.9 LPDDR5/5X 561-ball 0.4(X) x0.4(Y) mm Pitch FBGA Ballout using MO-352 (cont'd)**

- NOTE 1 0.40 mm pitch (X-axis) 19 columns x 0.4 mm pitch (Y-axis) 30 rows.
- NOTE 2 8.0 mm x 12.4 mm body size.
- NOTE 3 Top View, A1 in top left corner.
- NOTE 4 ZQ\_A\_C ball supports Channel A and Channel C die. ZQ\_B\_D ball supports Channel B and Channel D die.
- NOTE 5 ZQ Initiator Die for ZQ\_A\_C ball shall be assigned to Rank 0 of Channel A die. If this rank is composed of byte-mode die, the lower byte die shall be the Initiator die.
- NOTE 6 ZQ Initiator Die for ZQ\_B\_D ball shall be assigned to Rank 0 of Channel D die. If this rank is composed of byte-mode die, the lower byte die shall be the Initiator die.

16.4 Package Die Layout

Ballmaps for LPDDR5 dual-channel packages shall follow the pad order based on the second die placement (Channel B) being rotated with respect to the first die (Channel A) placement.

Ballmaps for LPDDR5 quad-channel packages shall follow the pad order based on:


- 1. The Channel B die placement being rotated with respect to the Channel A die placement.
- 2. The Channel D die placement being rotated with respect to the Channel C die placement.

Table 463 is for reference only:

LPDDR5 is based on a single channel (x16) die concept. In contrast, LPDDR4 is based on a dual channel die concept with the pad order of the second channel being mirrored with respect to the first channel.

Examples of dual channel mirror die (LPDDR4) and single channel die (LPDDR5) package layout are shown below. LPDDR5 pad ordering has not been balloted and is shown for illustrative purposes only.

Table 479 — Package Configuration Example



## 16.5 Package Configuration


Two Byte-Mode LPDDR5 SDRAMs can be logically combined into a x16 LPDDR5 SDRAM. Byte mode devices use the same bank architecture with one row address added and the page size reduced by half compared to a x16 device of the same density. Two byte-mode die of the same density can be combined to make an equivalent x16 device of twice the given density. The inputs are ganged and the DQ busses from the two devices are assigned individually to the 16-bit channels.

Packages for x16 and Byte-Mode devices share the same ballmaps. This section describes internal wiring changes and system considerations when using packages containing Byte-Mode devices.

Three different die combinations are supported:

- 1) Standard - Packages configured with only x16 LPDDR5 die.
- 2) Byte-Mode - Packages configured with only Byte-Mode LPDDR5 die.
- 3) Mixed - Packages configured with both x16 and Byte-Mode LPDDR5 die. In this mixed configuration, some ranks contain only x16 die and other ranks contain only Byte-Mode die.

For mixed packages, x16 devices shall be assigned to the lower numbered ranks and byte-mode devices shall be assigned to the higher numbered ranks.



**Figure 335 — Example of Rank Assignment for a Single-Channel Dual-Rank Package**

Packaged devices support only one set of latency parameters depending on the die combination:

- 1) Standard packages - configured with only x16 LPDDR5 dies – support x16 LPDDR5 latency parameters.
- 2) Byte-Mode packages - configured with only Byte-Mode LPDDR5 dies – support byte-mode latency parameters.
- 3) Mixed packages - configured with both x16 and Byte-Mode LPDDR5 dies – support byte-mode latency parameters

MR0 OP[1] for each die indicates the appropriate timing support.

## 16.6 ZQ Wiring

LPDDR5 devices are designed to allow up to NZQ die within a single package to connect to a common ZQ resource. When multiple die share a ZQ resource, one die is designated as the Initiator die. ZQ Calibration Command to Latch Time (tZQCAL4, tZQCAL8 and tZQCAL16) varies depending on the number of die sharing a ZQ resource. (See 4.2.1 for more information.)

Single and dual-channel packages shall support a single ZQ ball which is wired to all die.

Quad-channel packages support 2 ZQ balls where all die from two channels are wired to each ZQ ball. Wiring details are specified in the package ballmap.

Logical mapping – channel, rank and byte (for byte mode) - for all Initiator die is specified in the package ballmap.

---

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A**


---

This table briefly describes most of the changes made to entries that appear in this standard, JESD209-5B, compared to its predecessor, JESD209-5A. If the change to a concept involves any words added or deleted (excluding deletion of accidentally repeated words), it is included. Some punctuation changes are not included.

<b>Page</b>	<b>Term and description of change</b>
1	Updated Section 2.2 Functional Description
4	Updated Section 2.2.3 LPDDR5/LPDDR5X Bank Architecture
6	Updated Figure 2 — 8B Mode Configuration Example (One Channel Shown)
8	Updated Section 2.2.3.2 LPDDR5/LPDDR5X Address Translation Table Updated Table 4 — LPDDR5 Address Translation Table Updated Table 5 — LPDDR5X Address Translation Table Updated Section 2.2.3.3 Bank architecture transition
10	Updated Figure 5 — Read Operation BG mode, CKR (WCK vs. CK) = 4:1, BL=32
11	Updated Figure 6 — Read Operation 8B mode, CKR (WCK vs. CK) = 4:1, BL=32 (Not applicable to LPDDR5X SDRAM)
12	Updated Figure 7 — Read Operation 16B mode, CKR (WCK vs. CK) = 4:1, BL=16
16	Updated Table 8 — LPDDR5 SDRAM x16 mode Addressing for 8B Mode (Does not apply to LPDDR5X SDRAM)
17	Updated Table 9 — LPDDR5 SDRAM x8 mode Addressing for 8B Mode (Does not apply to LPDDR5X SDRAM)
20	Updated Table 12 — LPDDR5 Speed Grades
21	Added Table 13 — LPDDR5X Speed Grades
22	Updated Table 14 — Burst Sequence for READ (8bank mode) (Not applicable to LPDDR5X SDRAM)
29	Updated Step 10 of Section 4.1.1 Voltage Ramp and Device Initialization
30	Added 4.1.2 Dual VDD2 Rail setting (MR13 OP[7]) and its change
32	Updated Section 4.2.1.1 Calibration During Powerup and Initialization
34	Updated Section 4.2.1.1.3 Command-Based Calibration
36	Updated Section 4.2.1.1.6 Maintaining Accurate Calibration – Command-Based Calibration Mode Updated Section 4.2.1.1.7.1 Changing between Calibration Modes when DVFSQ is not active Updated Figure 15 — Background to Command-based Switching when DVFSQ is not active
37	Updated Figure 16 — Command-based to Background Switching when DVFSQ is not active Updated Section 4.2.1.1.7.2 Changing between Calibration Modes when DVFSQ is active Updated Figure 17 — Background to Command-based Switching when DVFSQ is active
38	Updated Figure 18 — Command-based to Background Switching when DVFSQ is active Updated Section 4.2.1.2.1.2 ZQ Resistor Sharing in Command-Based Calibration Mode Updated Section 4.2.1.2.2 Stopping Background Calibration when DVFSQ is active
39	Updated Section 4.2.1.2.3 Stopping Background Calibration when VDDQ is Powered Off Updated Table 24 — ZQ Calibration Timing Parameters
40	Updated Section 4.2.1.3 ZQ Reset

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- Updated Section 4.2.1.4 Multi-die Package Considerations
- 41 Updated Section 4.2.1.5 ZQ External Resistor, Tolerance, and Capacitive Loading
- 42 Updated Figure 20 — Initialization to Background Calibration Flow Chart, no DVFSQ support
- 43 Updated Figure 21 — Initialization to Command-based Calibration Flow Chart, no DVFSQ support, option 1 (check Initiator)
- 44 Updated Figure 22 — Initialization to Command-based Calibration Flow Chart, no DVFSQ support, option 2 (ignore Initiator)
- 45 Updated Figure 23 — Initialization to Background Calibration Flow Chart, with DVFSQ support
- 46 Updated Figure 24 — Initialization to Command-based Calibration Flow Chart, with DVFSQ support
- 55 Updated Table 28 — Command Bus Training AC Timing Table
- 70 Updated Table 31 — Command Bus Training AC Timing Table
- 80 Updated Section 4.2.6 Duty Cycle Adjuster (DCA)
- 81 Updated Figure 44 — Duty Cycle Adjuster Range
- 84 Added Section 4.2.7 Read DCA (Duty Cycle Adjuster)
- 85 Updated Section 4.2.8.1 DCM Functional Description
- Removed Table 33 — MR26 Register Information (MA[7:0] = 1AH)
- Removed Table 34 — MR26 definition
- 86 Updated Section 4.2.8.2 DCM Sequence
- 88 Updated Section 4.2.9.1 READ DQ Calibration Training Procedure
- 90 Updated Figure 48 — Read to Read DQ Calibration Timing: BG Mode, CKR=4:1, BL=16, tRPST=2.5nWCK
- 91 Updated Figure 49 — Read DQ Calibration to Read DQ Calibration Timing: BG Mode, CKR=4:1, BL=16, tRPST=2.5nWCK
- 93 Updated Section 4.2.9.3 READ DQ Calibration after Power Down Exit
- Updated Figure 50 — READ DQ CALIBRATION following Power Down State
- 96 Updated Section 4.2.10.1 Training procedure
- 107 Updated Section 4.2.11 RDQS toggle mode
- 108 Updated Table 47 — MR# and Operand which are prohibited to change during RDQS toggle mode.
- 111 Updated Table 48 — MR# and Operand which are prohibited to change during Enhanced RDQS training mode
- 117 Added Section 4.2.14 Rx Offset Calibration Training
- 122 Updated Notes for Simplified State Diagram
- 123 Updated Table 56 — Mode Register Assignment in LPDDR5 SDRAM (MR8 OP[1:0]=00B)
- 124 Updated Table 56 — Mode Register Assignment in LPDDR5 SDRAM (MR8 OP[1:0]=00B)
- 125 Updated Table 56 — Mode Register Assignment in LPDDR5 SDRAM (MR8 OP[1:0]=00B)
- 126-9 Added Section 6.2 Mode Register Assignment and Definition in LPDDR5X SDRAM
- 130 Updated Table 58 — MR0 Register Information (MA [6:0] = 00H) Updated Table 59 — MR0 definition
- 131-2 Updated Table 61 — MR1 definition

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 133-4 Updated Table 63 — MR2 Register definition
- 136 Updated Table 64 — nWR Latency
- 137 Updated Table 66 — MR3 Definition
- 138 Updated Table 67 — MR4 Register Information (MA[7:0] = 04H)  
Updated Table 68 — MR4 definition
- 140 Updated Table 76 — MR8 Definition
- 141 Updated Table 80 — MR10 Definition
- 142 Updated Table 81 — MR11 Register Information (MA[7:0] = 0BH)  
Updated Table 82 — MR11 Definition
- 145 Updated Table 87 — MR13 Definition
- 148 Updated Notes for Table 90 — MR14 VREF(DQ[7:0]) Settings
- 149 Updated Table 91 — MR15 Register Information (MA[6:0] = 0FH)  
Updated Table 92 — MR15 definition
- 151 Updated Notes for Table 93 — OP[6:0] VREF(DQ[15:8]) Settings
- 153 Updated Table 97 — MR17 definition
- 154 Updated Table 99 — MR18 Definition
- 155 Updated Table 100 — MR19 Register Information (MA[5:0] = 13H)  
Updated Table 101 — MR19 Definition
- 159 Updated Table 112 — MR24 Register Information (MA[5:0]=18H)  
Updated Table 113 — MR24 Definition
- 160 Updated Table 114 — MR25 Register Information (MA[7:0] = 19H)  
Updated Table 115 — MR25 Definition
- 161 Updated Table 116 — MR26 Register Information (MA[7:0] = 1AH)  
Updated Table 117 — MR26 definition
- 162 Replaced Table 118 — MR27 Register Information (MA[7:0] = 1BH)  
Replaced Table 119 — MR27 Definition
- 163 Updated Table 121 — MR28 Definition
- 164 Updated Table 123 — MR29 Definition
- 170 Updated Table 141 — MR37 Definition
- 172 Updated Table 147 — MR40 Definition
- 173 Updated Table 148 — MR41 Register Information (MA[6:0] = 29H)  
Updated Table 149 — MR41 definition  
Updated Table 151 — MR42 definition
- 177 Updated Table 160 — MR46 definition
- 180 Added Table 179 — MR57 Register Information (MA[7:0] = 39H)  
Added Table 180 — MR57 Definition
- 181 Added Table 181 — MR58 Register Information (MA[5:0] = 3AH)  
Table 182 — MR58 definition
- 182 Added Table 185 — MR69 Register Information (MA[5:0] = 45H)  
Added Table 186 — MR69 Definition

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 183    Added Table 187 — MR70 Register Information (MA[6:0] = 46H)  
       Added Table 188 — MR70 Definition
- 184    Added Table 189 — MR71 Register Information (MA[6:0] = 47H)  
       Added Table 190 — MR71 Definition
- 185    Added Table 191 — MR72 Register Information (MA[6:0] = 48H)  
       Added Table 192 — MR72 Definition
- 186    Added Table 193 — MR73 Register Information (MA[6:0] = 49H)  
       Added Table 194 — MR73 Definition
- 187    Added Table 195 — MR74 Register Information (MA[6:0] = 4AH)  
       Added Table 196 — MR74 Definition
- 191    Updated Figure 66 — Aligned WCK to CK (Left) and Misaligned WCK to CK (Right)
- 192    Updated Section 7.2.1.2 CAS Command with WCK2CK Synchronization Bits  
       Updated Table 199 — CAS command with WCK2CK Synchronization bits
- 193    Updated Figure 67 — LPDDR5 WCK2CK Sync operation by CAS command with Write Sync  
       operand enabled: CKR=4:1  
       Added Figure 68 — LPDDR5 WCK2CK Sync operation by CAS command with Write Sync  
       operand enabled: CKR=2:1  
       Added Figure 69 — LPDDR5 WCK2CK Sync operation by CAS command with Read Sync  
       operand enabled: CKR=4:1
- 194    Added Figure 70 — LPDDR5 WCK2CK Sync operation by CAS command with Fast Sync  
       operand enabled: CKR=4:1  
       Updated 7.2.1.3 WCK2CK Sync operation followed by a WRITE command
- 195    Updated Figure 71 — WCK2CK Sync operation followed by a WRITE command
- 196    Updated Table 200 — WCK2CK Sync AC Parameters for WRITE operation
- 197    Updated Figure 72 — WCK2CK Sync operation followed by a READ command
- 198    Updated Table 201 — WCK2CK Sync AC Parameters for Read operation
- 199    Updated Table 203 — WCK2CK Sync AC Parameters for Read operation
- 200    Updated Section 7.2.1.5 WCK2CK Sync operation with CAS(WS\_FS=1)
- 201    Updated Figure 73 — Minimum latency WCK2CK Sync operation for CAS(WS\_FS=1)  
       Updated Figure 74 — WCK2CK sync operation for Read Operation with CAS(WS\_FS=1) with  
       command gap
- 202    Updated Table 204 — WCK2CK Sync AC Parameters for CAS(WS\_FS)
- 203    Updated Figure 75 — Minimum gap rank to rank read operation with WCK2CK Sync after  
       completing DQ burst in one rank
- 204    Updated Section 7.2.1.6 Rank to rank WCK2CK Sync operation (Cont'd)  
       Updated Figure 76 — Simultaneous WCK2CK Sync process for multi-ranks (especially two  
       ranks): WCK Always Run Mode is enabled
- 205    Updated Section 7.2.1.6 Rank to rank WCK2CK Sync operation (Cont'd)  
       Added Figure 77 — CAS(WS\_OFF) Timing: Continuing WCK toggling  
       Added Figure 78 — CAS(WS\_OFF) Timing: WCK toggling and stable



**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 206 Added Figure 79 — CAS(WS\_OFF) Timing: In case of tWCKSTOP and tWCKENL\_FS overlap  
Added Table 205 — WCK Stop AC Timing
- 211 Updated Table 210 — WCK2CK SYNC Off Timing Definition for Training Commands
- 217 Updated 7.2.3 Write Clock Always on mode (WCK Always on mode)
- 219 Updated Figure 91 — WCK Always on mode starting with WCK2CK-sync operation followed by a read command: BG Mode, NT-ODT Disable
- 220 Updated Section 7.2.3 Write Clock Always on mode (WCK Always on mode) (Cont'd)
- 221 Updated Figure 93 — Read to CAS(WS\_OFF) Timing: 16B mode, CKR4:1, tWCKPST=6.5tWCK
- 231 Updated Section 7.3.2.2.1 Delay time from Write to Read with Auto Precharge
- 235 Updated Section 7.4.3 Burst Read Operation  
Updated Section 7.4.3.1 Read Timing
- 236 Updated Figure 106 — Burst Read Operation: BG Mode, CKR=4:1
- 237 Updated Section 7.4.3.2 Read to Read Operation without additional WCK2CK-sync  
Updated Figure 107 — Back to back Read operation with BL/n, BG mode, CKR = 4:1, tRPST = 4.5yWCK, tWCKPST = 6.5tWCK
- 238 Updated Section 7.4.3.2 Read to Read Operation without additional WCK2CK-sync (Cont'd)  
Updated Figure 108 — Back to back Read operation without additional WCK2CK Sync sequence, BG mode, CKR = 4:1, tWCKPST = 6.5tWCK
- 239 Updated Section 7.4.3.3 Read to Read Operation with additional WCK2CK-sync  
Updated Figure 109 - Back to back Read operation with additional WCK2CK Sync sequence, BG mode, CKR = 4:1, tWCKPST = 6.5tWCK
- 240 Updated Figure 110 — Read operation followed by Write operation without additional WCK2CK- sync sequence, BG mode, CKR = 4:1, tWCKPST = 6.5tWCK
- 241 Updated Figure 111 — Read operation followed by Write operation with additional WCK2CK- sync sequence, BG mode, CKR = 4:1, tWCKPST = 6.5tWCK
- 244 Updated Section 7.4.5 RDQS Mode  
Updated Section 7.4.5.1 RDQS Timing  
Updated Figure 116 — Read timing with RDQS and related timing parameters: BG Mode, CKR=4:1
- 245 Updated Section 7.4.5.2 RDQS Related Functionalities  
Removed Figure 109 — All the possible types of RDQS  
Added Figure 117 — Read timing with Differential RDQS Mode: BG Mode, CKR=4:1
- 246 Added Figure 118 - Read timing with Single-ended RDQS\_t Mode: BG Mode, CKR=4:1 Added Figure 119 — Read timing with Single-ended RDQS\_c Mode: BG Mode, CKR=4:1
- 251 Updated Section 7.4.7.1 Write Timing  
Updated Figure 122 — Burst Write Operation: 16B mode, CKR=4:1, tWCKPST=2.5tWCK
- 252 Updated Section 7.4.7.2 Write to Write Operation without additional WCK2CK-sync Updated Figure 123 — Back to back Write operation with BL/n: 16B mode, WCK:CK = 4:1, tWCKPST=2.5tWCK
- 253 Updated Section 7.4.7.2 Write to Write Operation without additional WCK2CK-sync (Cont'd)  
Updated Figure 124 - Back to back Write operation without additional WCK2CK sync Sequence:16B mode, WCK:CK = 4:1, tWCKPST=2.5tWCK

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 254 Updated Section 7.4.7.3 Write to Write Operation with additional WCK2CK-sync  
Updated Figure 125 — Back to back Write operation requiring a new WCK2CK sync Sequence:  
16B mode, WCK:CK = 4:1, tWCKPST=2.5tWCK
- 255 Updated Section 7.4.7.4 Write operation followed by read operation  
Updated Figure 126 — Write operation followed by Read operation with additional WCK2CK-  
sync Sequence: 16B mode, WCK:CK = 4:1, tWCKPST = 2.5tWCK)
- 256 Updated Table 220 — Read Latencies for Read Link ECC off case (DVFSC disabled)
- 257 Updated Table 222 — Read Latencies for Read Link ECC on case (DVFSC disabled)
- 258 Updated Table 223 — Write Latency: DVFSC Disabled Updated Table 224 — Write Latency:  
DVFSC Enabled
- 260 Updated Table 225 — nWR Latency
- 262 Updated Section 7.4.9 Masked Write  
Updated Table 226 — tCCDMW263  
Updated Figure 129 — Masked Write Command: Same Bank Group/Same Bank Operation  
Timing without any other DQ operation commands in BG Mode  
Added Figure 130 — Masked Write Command - Same Bank Group/Different Bank Operation  
Timing without any other DQ operation commands in BG Mode  
Removed Figure 120 — Masked Write Command – Different Bank Group Operation Timing in  
4Bank/4BG mode
- 265 Updated Figure 133 - Masked Write Command - 16 Bank Mode (WCK:CK = 2:1)
- 275 Updated Table 232 — REFRESH Command Scheduling Separation requirements for 4Bank  
/4BG mode or 16Bank mode  
Updated Table 233 — REFRESH Command Scheduling Separation requirements for 8Bank  
mode
- 276 Updated Figure 134 — All-Bank Refresh Operation  
Updated Figure 135 — Per-Bank Refresh Operation
- 278 Updated Table 234 — REFRESH Command Timing Constraints
- 279 Updated Figure 136 — Postponing Refresh Commands (Example)  
Updated Figure 138 — Extra Refresh (Example)
- 280 Updated Table 235 — Refresh Requirement Parameters for BG mode or 16Bank mode  
Updated Table 236 — Refresh Requirement Parameters for 8Bank mode
- 281 Updated Section 7.5.3 Optimized Refresh
- 282 Updated Figure 140 — Optimized Refresh Operation Example for REFab (Completion of the  
bank count by one REFab command)  
Updated Figure 141 — Optimized Refresh Operation Example for REFpb (Completion of the  
bank count by 8 REFpb commands)
- 283 Updated Figure 142 — Inefficient Optimized Refresh Operation Example  
Updated Section 7.5.4 Self Refresh Operation
- 289 Updated Table 238 — Self Refresh Exit (SRX) Command Timing Constraints
- 290 Updated Section 7.5.5.1 PASR Segment Masking  
Updated Section 7.5.6 Partial Array Refresh Control (PARC)
- 294 Added Figure 149 — Basic Power-Down Entry and Exit Timing: CS ODT Enable

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 295 Added Figure 150 — Basic Power-Down Entry and Exit Timing during WCK2CK Sync state
- 296 Added Figure 151 — Activate to Power Down Entry without Clock Stop/Frequency change
- 297 Added Figure 152 — All Bank Precharge to Power Down Entry without Clock Stop/Frequency change
- 298 Added Figure 153 — Per Bank Precharge to Power Down Entry without Clock Stop/Frequency change
- 309 Added Figure 165 — CAS(W<sub>S</sub>\_FS) to Power Down Entry
- 310 Added Figure 166 — CAS\_W<sub>S</sub>\_FS command followed by Power Down Entry command: Clock Freq. = 800MHz
- 311 Added Figure 167 — CAS\_W<sub>S</sub>\_FS command followed by Power Down Entry command: Clock Freq. = 938MHz
- 315 Added Section 7.5.7.2 WCK input signal stop timing
- 317 Added Section 7.5.7.3 CS ODT behavior option
- 318 Added Section 7.5.7.4 Power-Down AC timings
- 319 Updated Table 243 — Special timing to Mode Register Write to Power Down Entry
- 326 Updated Section 7.6.1 Mode Register Read
- 327 Updated Figure 183 — Mode Register Read Operation: BG Mode
- 328 Updated Section 7.6.1.1 MRR after Read and Write Command
- 329 Updated Figure 184 — READ to MRR Timing: 16B Mode, CKR=4:1
- 330 Updated Figure 185 — Write to MRR Timing: 16B Mode, CKR=4:1
- 331 Updated Section 7.6.1.2 MRR after Power-Down Exit Updated Figure 186 — MRR following Power Down State Updated Table 247 — Mode Register Read/Write AC Timing
- 336 Updated Figure 188 — Frequency Set Point Switching Timing
- 337 Updated Section 7.6.3.2 FSP timing between equal or less than and more than 6400Mbps
- Updated Figure 189 — Update timing to data rate over 6400Mbps
- 338 Updated Table 251 — Frequency Set Point AC Timing Table Updated Table 252 — t<sub>FC</sub> value mapping
- Updated Table 253 — t<sub>FC</sub> value mapping example
- 340 Updated Figure 193 — Switching to a Third Trained Frequency Set-Point (Example)
- 344 Updated Section 7.6.4.1.3 ODT update time for Clock and Command/Address Bus Updated Figure 196 — ODT for Clock and Command/Address setting update timing
- 347 Updated Figure 199 — Asynchronous ODTon/ODToff Timing
- 352 Updated Section 7.6.4.4.1 ODT Mode Register and ODT Characteristics for CS
- Updated Table 260 — CS ODT DC Electrical Characteristics, assuming RZQ = 240Ω±1% over the entire operating temperature range after a proper ZQ calibration
- 360 Updated Section 7.6.5.2 Asynchronous NT-ODT (Cont'd)
- 369 Updated Figure 205 — ODT, NT ODT Timing for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16
- 370 Updated Figure 206 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=0B)
- 371 Updated Figure 207 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=1B)
- 372 Updated Figure 208 — Write to Read Rank2Rank Operation (MR0 OP[0]=0B)

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 373 Updated Figure 209 — Write to Read Rank2Rank Operation (MR0 OP[0]=1B) 374-376  
Added Section 7.6.5.6 NT-ODT setting by MRW command
- 377 Updated Section 7.6.6 NT-ODT behavior unification
- 379 Updated Table 282 — Combination of Target ODT, Non-target ODT and SoC ODT (NT-ODT Enable Case)
- 380 Added Table 283 — Combination of Target ODT, Non-target ODT and SoC ODT (NT-ODT Disable Case: MR11 OP[3]=0B or MR11OP[3]=1B & MR41 OP[7:5]=000B)
- 381 Updated Section 7.6.6.2 Effective MR set for NT ODT  
Removed Table 263 — NT ODT behavior of DMI by MR setting  
Removed Table 264 — NT ODT behavior of RDQS\_t by MR setting  
Removed Table 265 — NT ODT behavior of RDQS\_c by MR setting  
Added Table 284 — Combination among Read Link ECC, Data Mask, Write DBI, Read DBI and Read Data Copy
- 382 Added Table 285 — Combination among RDQS mode, WCK-RDQS/Parity Training, Read/Write- based WCK-RDQS\_t Training and Write Link ECC
- 383 Updated Section 7.6.6.3 Asynchronous NT-ODT
- 384 Updated Figure 215 — ODT, NT ODT Timing for Write BG Mode: CKR (WCK vs. CK) = 4:1, BL=16
- 387 Updated Figure 216 — ODT Control on Non-target DRAM for Read (MR0 OP[0]=1B)
- 393 Updated Figure 220 — ODT, NT ODT Timing for Write w/ Link ECC BG Mode: CKR (WCK vs. CK) = 4:1, BL=16
- 395 Updated Figure 222 — Write to Read Rank2Rank Operation (MR0 OP[0]=1B)
- 396 Updated Figure 223 — Write to Read Rank2Rank Operation w/ Link ECC (MR0 OP[0]=1B)
- 397 Updated Section 7.6.7 Input Clock Stop and Frequency Change
- 398 Removed Figure 190 — VRCG Enable Timing Removed Figure 191 — VRCG Disable Timing  
Removed Table 272 — VRCG Enable / Disable Timing  
Added Figure 224 — Delay time from Read with Auto Precharge to Clock Stop : 16B mode, CKR=4:1, tRPST=0.5nWCK, tWCKPST=2.5nCK, nRBTP=0nCK  
Added Figure 225 — Delay time from Read with Auto Precharge to Clock Stop : BG mode, CKR=4:1, tRPST=2.5nWCK, tWCKPST=4.5nWCK
- 399 Added Figure 226 — Delay time from Write with Auto Precharge to Clock Stop : 16B mode, CKR=4:1, tWCKPST=2.5nWCK  
Added Figure 227 — Delay time from REFab, REFpb, SRE, SRX and ZQCal Start to Clock Stop  
Added Section 7.6.7.1 WCK to CK frequency ratio (CKR) Change  
Added Section 7.6.7.2 WCK to CK frequency ratio (CKR) Change by MRW command
- 406 Updated Section 7.6.14 tWCK2DQ Interval Oscillator
- 414 Updated Section 7.7.1 Dynamic Voltage and Frequency Scaling (DVFS)
- 415 Updated Figure 242 — DVFSC High (VDD2H) to Low (VDD2L) Transition  
Updated Figure 243 — DVFSC Low (VDD2L) to High (VDD2H) Transition
- 418 Updated Figure 247 — DVFSQ Low (VDDQ) to High (VDDQ) Transition Flow Chart without VRCG
- 433 Updated Table 311 - LPDDR5 Refresh Command with RFM

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 434 Updated Section 7.7.5.1 Refresh Management Command Definition (Cont'd)
- 435 Updated Section 7.7.5.1 Refresh Management Command Definition (Cont'd)
- 436 Updated Table 313 — BG Mode and 16b Mode SB0 Definition
- 439 Added Section 7.7.6 Refresh Management Enhancement (ARFM)
- 441 Added Section 7.7.7.1 Per-pin Controlled Decision Feedback Equalization (DFE)
- 442 Added Section 7.7.7.2 DFE Quantity
- 455 Updated Table 326 — Delta CK and DQS Specification
- 456 Updated Section 7.7.10 Enhanced WCK Always On Mode  
Updated Table 327 — CAS Command Operands - WCK SUSPEND
- 457 Removed Section 7.7.9.2 Read/Write-command-based Enhanced WCK Always On Mode
- 458 Added Section 7.7.11 Pre-Emphasis for DQ output
- 460 Updated Table 331 — Command Timing Constraints for Same Banks in Same Bank Group
- 461 Updated Table 332 — Command Timing Constraints for Different Banks in Same Bank Group  
Updated Table 333 — Command Timing Constraints for Different Banks in Different Bank Group
- 462 Updated Table 334 — Command Timing Constraints for Same Banks in 8B Mode  
Updated Table 335 — Command Timing Constraints for Different Banks in 8B Mode
- 463 Updated Table 336 — Command Timing Constraints for Same Banks in 16B Mode  
Updated Table 337 — Command Timing Constraints for Different Banks in 16B Mode  
Removed Table 320 — Command Timing Constraints for Same Banks in Same Bank Group (DQ ODT is enabled)  
Removed Table 321 — Command Timing Constraints for Different Banks in Same Bank Group (DQ ODT is enabled)  
Removed Table 322 — Command Timing Constraints for Different Banks in Different Bank Group (DQ ODT is enabled)  
Removed Table 323 - Command Timing Constraints for Same Banks in 8B Mode (DQ ODT is enabled)  
Removed Table 324 — Command Timing Constraints for Different Banks in 8B Mode (DQ ODT is enabled)  
Removed Table 325 — Command Timing Constraints for Same Banks in 16B Mode (DQ ODT is enabled)  
Removed Table 326 — Command Timing Constraints for Different Banks in 16B Mode (DQ ODT is enabled)
- 465 Updated Table 338 — Same/Different Banks in Same Bank Group (BG Mode)
- 466 Updated Table 339 — Different Banks in Different Bank Group (BG Mode)
- 467 Updated Table 340 — Same/Different Banks in 16B/8B Mode
- 468 Updated Table 341 — Same/Different Banks in Same Bank Group (BG Mode)
- 469 Updated Table 342 — Different Banks in Different Bank Group (BG Mode)
- 470 Updated Table 343 — Same/Different Banks in 16B/8B Mode
- 471-4 Added Section 8.3 Auto Precharge Command Timing Constraints
- 475 Updated Table 351 — CAS(W<sub>S</sub>\_FS) Command Timing Constraints

**Annex A — (Informative) Differences between JESD209-5B and JESD209-5A (cont'd)**

- 481 Updated Table 357 — CAS(W<sub>S</sub>\_FS), CAS(W<sub>S</sub>\_WR), CAS(W<sub>S</sub>\_RD), CAS(W<sub>S</sub>\_OFF)  
Command Timing Constraints
- 484 Updated Table 360 — CAS(WCKSUS) Command Timing Constraints
- 485 Updated Table 361 — CAS(WCKSUS) Command Timing Constraints
- 486 Updated Table 362 — Training-Related Timing Constraints
- 489 Updated Table 365 — MRR/MRW Timing Constraints: “DQ ODT is Enable and NT-ODT Enable” and “DQ ODT is Disable and NT-ODT Enable”
- 495-8 Updated Section 9.1 Core AC Timing Parameters by Speed Grade  
Added Section 9.2 Core AC Timing Parameters for LPDDR5
- 499-01 Added Section 9.3 Core AC Timing Parameters for LPDDR5X
- 502 Updated Table 395 — Absolute Maximum DC Ratings
- 503 Updated Table 396 — Recommended Voltage operating conditions
- 530 Updated Table 425 — Input / Output Capacitance
- 548 Added Table 442 — Clock AC Timings for 937.5/1066.5MHz
- 549 Updated Section 15.2.3 Definition for tWCKH(avg) and tWCKL(avg)
- 550 Updated Section 15.2.4 Definition for tWCKH(abs) and tWCKL(abs)
- 553 Added Table 446 — Write Clock AC Timings for 3750/4266.5MHz
- 554 Updated Table 447 — tWCK2DQ AC parameters
- 558 Updated Table 449 — DRAM DQ, DQS output timing
- 564 Updated Table 451 — CA Rx Specification
- 568 Updated Table 452 — DQ, DMI, Parity and DBI Rx Specification
- 569 Added 15.7.2 DQ Single Pulse
- 575 Updated Section 16.3.1 315-ball 1CHx16 Discrete Package, 0.80mm x 0.70mm using MO-338A
- 576 Updated Section 16.3.2 315-ball 2CHx32 Discrete Package, 0.80mm x 0.70mm using MO- 338A
- 577 Added Section 16.3.3 297 ball UFS MCP Two-Channel FBGA (top view) using MO-276
- 578 Added Section 16.3.4 LPDDR5 496 ball PoP Quad x16 Channel FBGA using MO-344
- 579 Added Section 16.3.5 LPDDR5 441ball x64 discrete package, 0.65 mm x 0.65 mm using MO-342
- 581 Added Section 16.5 Package Configuration
- 582 Updated Section 16.6 ZQ Wiring

---

**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B**


---

This table briefly describes most of the changes made to entries that appear in this standard, JESD209-5C, compared to its predecessor, JESD209-5B. If the change to a concept involves any words added or deleted (excluding deletion of accidentally repeated words), it is included. Some punctuation changes are not included.

<b>Page</b>	<b>Term and description of change</b>
1	Updated document title from Low Power Double Data Rate (LPDDR) 5 to Low Power Double Data Rate (LPDDR) 5/5x. Updated clause 1 “Scope” to add LPDDR5X (3 instances)
21	Updated Table 13 — LPDDR5x Speed Grades to add Enhanced DVFSC mode, added Note 6
76	Updated clause 4.2.5.1 “WCK2CK Leveling Mode (write-leveling called in LPDDR4)” to clarify the bank modes and CK frequencies at which WCK2CK Leveling Mode may be run. 2 new paragraphs were added.
81	Modified Table 33 — Duty Cycle Adjuster Range, to add Min/Max values for disabled and enabled Enhanced DVFSC mode
85	Modified Table 34 — Read DCA Range to add Min/Max values for enabled and disabled states of DVFSC and Enhanced DVFSC modes
87	Updated clause 4.2.8.2 “DCM Sequence”, list # 8
98	Updated Table 43 — System Operating Condition: Example requiring WCK and DQ training at 7 conditions
106	Added Note 3 to Figure 55 — Write FIFO to Read FIFO Timing for BG Mode: CKR (WCK vs. CK) = 4:1
109	MR13 OP[7] and MR19 OP[1:0] were added to Table 48 — MR# and Operand which are Prohibited to Change during RDQS Toggle Mode
112	MR13 OP[7] and MR19 OP[1:0] were added to Table 49 — MR# and Operand which are Prohibited to Change during Enhanced RDQS Training Mode
118	Added clause 4.2.13.2 “Read/Write-based WCK-RDQS_t Training Requirement” and Table 56 — System Operating Condition: Example
128	Modifications made to Table 59 — Mode Register Assignment in LPDDR5X SDRAM (MR8 OP[1:0]=01B) as follows: <ul style="list-style-type: none"> <li>• MR1 OP[2] was changed from RFU to “DRFM Support”.</li> <li>• MR69 was modified according to definition that MR69 has 3 physical registers.</li> <li>• Modified MR41 Register Information</li> <li>• Added MR75 Register Information</li> </ul>
133	Updated Table 62 — MR1 Register Information (MA[5:0] = 01H) and Table 63 — MR1 Definition for DRFM support
135	Modified Table 65 — MR2 Register Definition to include Enhanced DVFSC disable and enable modes
136	Major modification of Table 66 — nWR Latency
149	Modified Table 92 — MR14 VREF(DQ[7:0]) Settings to add Note #5
150	Modified Mode Register MR15, Table 95 — OP[6:0] VREF(DQ[15:8]) Settings to add Note #5

**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B (cont'd)**

- 155 Addition of Enhanced DVFSC mode to Table 103 — MR19 Definition
- 156 Modified Table 104 — MR20 Register Information (MA[7:0] = 14H): OP[5] changed from MRWDL to MRWDU and OP[4] changed from MRWDU to MRWDL
- 159 Removed OP[3]: Per-pin DFE Control and added OP[3]: Read DCA support in Table 114 — MR24 Register Information (MA[5:0]=18H) and Table 115 — MR24 Definition
- 173 Modified Table 150 — MR41 Register Information (MA[6:0] = 29H) and Table 151 — MR41 Definition to include MR41 OP[3] E-DVFSC ODT Option support and addition of Notes 5 to 7 to Table 151.
- 188 Addition of new tables for MR75: Table 199 — MR75 Register Information (MA[7:0] = 4BH) and Table 200 — MR75 Definition
- 189 Major modification of Table 201 — Command Truth Table to also incorporate modifications to this table from a previous DRFM ballot, modified Note 14, and added Notes 15 and 16.
- 200 Description of Table 205 — WCK2CK Sync AC Parameters for Read Operation changed from DVFSC disabled to DVFSC disabled and Enhanced DVFSC disabled.
- 201 Description of Table 206 — WCK2CK Sync AC Parameters for Read Operation changed from DVFSC enabled to DVFSC enabled and Enhanced DVFSC disabled
- 202 New Table 207 — WCK2CK Sync AC Parameters for Read Operation (DVFSC disabled and Enhanced DVFSC enabled (MR19 OP[1:0] = 10B), Read Link ECC disable (MR22 OP[7:6]=00B)
- 211 Corrected typo in Table 211 — WCK2CK SYNC Off Timing Definition (16B Mode) for WR16/32, RD16/32, and MWR - 4<sup>th</sup> column / 9<sup>th</sup> and 10<sup>th</sup> rows (READ (RD16, RD32): from tWCKDQO to tWCK2DQO
- 212 Corrected typo in Table 212 — WCK2CK SYNC Off Timing Definition (BG Mode) for WR16/32, RD16/32 and MWR - 4<sup>th</sup> column / 13<sup>th</sup> thru 16<sup>th</sup> rows (READ (RD16, RD32): from tWCKDQO to tWCK2DQO
- 213 Corrected typo in Table 213 — WCK2CK SYNC Off Timing Definition (8B Mode) for WR16/32, RD16/32, and MWR - 4<sup>th</sup> column / 9<sup>th</sup> and 10<sup>th</sup> rows (READ command): from tWCKDQO to tWCK2DQO
- 214 Corrected typo in Table 214 — WCK2CK SYNC Off Timing Definition for MRR - 3<sup>rd</sup> column / 3<sup>rd</sup> row (WRITE, (WR16, WR32, MWR with or w/o AP)): from tWCKDQO to tWCK2DQO, same modification done on Note 3
- 221 Added a middle paragraph to Clause 7.2.3 “Write Clock Always on Mode (WCK Always on Mode)”
- 222 Modified Figure 90 — WCK Always on Mode Starting with WCK2CK-Sync Operation Followed by a Write Command: 16B Mode to correct the start point of RL
- 247 Changed tWCKDQO to tWCK2DQO in Clause 7.4.5.1 “RDQS Timing”, 3<sup>rd</sup> paragraph
- 248 Updated Figure 116 — Read Timing with RDQS and Related Timing Parameters: BG Mode, CKR=4:1
- 249 Updated Figure 117 — Read Timing with Differential RDQS Mode: BG Mode, CKR=4:1
- 250 Updated Figure 118 — Read Timing with Single-ended RDQS<sub>t</sub> Mode: BG Mode, CKR=4:1 and Figure 119 — Read Timing with Single-ended RDQS<sub>c</sub> Mode: BG Mode, CKR=4:1
- 252 Updated Figure 120 — READ16 to READ16 2nCK Gap Operation: CKR (WCK vs. CK) = 4:1, tRPST=2.5nWCK



**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B (cont'd)**

- 253 Updated Figure 121 — BG Mode Read32 Operation: CKR (WCK vs. CK) = 4:1, tRPST=2.5nWCK
- 254 Modified Table 223 — RDQS Pattern Definition in Case READ to READ Command Timing is BL/n + k\*nCK (k=1, 2): the RDQS status between Read and Read was changed from “Don’t Care” to the state reflected DRAM’s actual behavior; MR bit of MR10 is updated from OP[5:4] to OP[5:4,1]; and a note that in Hi.Z" state, NT-ODT is turned off even NT-ODT function is enabled. Since NT-ODT off state when Read operation is defined to cover the longest period for RDQS pre/postamble.
- 255 Updated Table 224 — RDQS Pattern Definition in Case READ to READ Command Timing Delay is BL/n + k\*nCK (k=1, 2, 3): a note that in Hi.Z" state, NT-ODT is turned off even NT-ODT function is enabled. Since NT-ODT off state when Read operation is defined to cover the longest period for RDQS pre/postamble.
- 256 Updated clause 7.4.7 “Burst Write Operation”: from “must” to “requires to”
- 256 Updated clause 7.4.7.1 “Write Timing”: from tWCKDQI to tWCK2DQI
- 257 Modified clause 7.4.8.1 “Read and Read-to-Precharge Latencies”
- 261 Updated Table 225 - Read Latencies for Read Link ECC Off Case description to (DVFS Disabled and Enhanced DVFS Disabled)
- 262 Updated Table 226 — Read Latencies for Read Link ECC Off Case description to (DVFS Enabled and Enhanced DVFS Disabled)
- 263 Updated Table 227 — Read Latencies for Read Link ECC Off Case description to (DVFS Disabled and Enhanced DVFS Enabled); added WCK:CK ratio values for 2:1; and updated the NOTES
- 264 New Table 228 — Read Latencies for Read Link ECC on Case (DVFS Disabled and Enhanced DVFS Disabled)
- 265 Modified 7.4.8.2 “Write Latency”
- 265 Updated Table 229 — Write Latency to remove “DVFS Disabled”; modified Note 2 and added Notes 4 and 5
- 266 Updated Table 230 — nWR Latency to add 2 columns for x16/x8 with Enhanced DVFS and without Write Link ECC
- 275 Corrected NOTE 1 of Table 232 — DMI Pin Behavior by Command and Support Function Setting for Write Related Commands for DBI data input: from “DQ[2:7] or DQ[10:15]” to “DQ[7:0] or DQ[15:8]”
- 282 Modified Table 237 — REFRESH Command Scheduling Separation Requirements for 4Bank /4BG Mode or 16Bank Mode2 to add NOTE 2 on bank-pair
- 283 Added NOTE 4 on CAS(WCK SUSPEND) command to Figure 134 — All-Bank Refresh Operation
- 284 Table 240 — Refresh Requirement Parameters for BG Mode or 16Bank Mode modified ; NOTES 4 and 5 added
- 291 Clause 7.5.4 “Self Refresh Operation” modified
- 292 Modified NOTE 1 of Figure 143
- 293 Modified NOTE 1 of Figure 144
- 295 Modified NOTE 1 of Figure 146
- 296 Added clause 7.5.4.3 “Clock Stop Timing during Self Refresh”

**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B (cont'd)**

- 296 Added Figure 147 — Clock Stop and Restart Timing during Self Refresh and Figure 148 — Command Input Timing after Clock is Restarted during Self Refresh
- 297 Added 2 rows for Valid Clock Requirements to Table 242 — Self Refresh AC Timing
- 298 Modified Figure 149 - MRR, MRW, WFF, RFF, RDC, and MPC Commands Issuing Timing during tXSR: PARC: MR25 OP[6] was added to NOTE 1; Added NOTE 4 on CAS(WCK SUSPEND)
- 302 Modified NOTE 5 wording to improve clarity of Figure 150 — Basic Power-Down Entry and Exit Timing
- 312 Modified NOTE 2 of Figure 160 — Write and Masked Write to Power-Down Entry: from tWCKDQI to tWCK2DQI
- 313 Modified NOTE 2 of Figure 161 — Write with AP and Masked Write with Auto Precharge to Power-Down Entry: from tWCKDQI to tWCK2DQI
- 322 Added NOTE 2 to Figure 173 — MPC for Stop WCK2DQI Interval Oscillator to Power-Down Entry
- 323 Added NOTE 2 to Figure 175 — MPC for Stop WCK2DQO Interval Oscillator to Power-Down Entry
- 323 Added new Figure 176 — MPC for Start WCK2DQI Interval Oscillator to Self Refresh with Power-Down Entry
- 324 Added new Figure 177 — MPC for Stop WCK2DQI Interval Oscillator to Self Refresh with Power-Down Entry and Figure 178 — MPC for Start WCK2DQO Interval Oscillator to Self Refresh with Power-Down Entry
- 325 Added new Figure 179 — MPC for Stop WCK2DQO Interval Oscillator to Self Refresh with Power-Down Entry and Figure 180 — MPC for Start WCK2DQI Interval Oscillator to Power-Down Entry during Self Refresh
- 326 Added new Figure 181 — MPC for Start WCK2DQI Interval Oscillator to Deep Sleep Mode Entry, Figure 182 — MPC for Stop WCK2DQI Interval Oscillator to Deep Sleep Mode Entry, and Figure 183 — MPC for Start WCK2DQO Interval Oscillator to Deep Sleep Mode Entry
- 327 Added new Figure 184 — MPC for Stop WCK2DQO Interval Oscillator to Deep Sleep Mode Entry and Figure 185 — MPC for Start WCK2DQI Interval Oscillator to Deep Sleep Entry during Self Refresh
- 332 Deleted row for Disable 4:1 BG from both Table 247 — Read and Read with Precharge to Power Down Entry: NT ODT is Enabled and Table 248 — Special Timing to Mode Register Write to Power Down Entry
- 334 Modified NOTE 4 of Figure 191 — Deep Sleep Mode Entry in IDLE State and Exit Timing: CS ODT Disable
- 335 Modified NOTE 4 of Figure 192 — Deep Sleep Mode Entry in IDLE State and Exit Timing: CS ODT Enable
- 336 Modified NOTE 4 of Figure 193 — Deep Sleep Mode Entry in Self Refresh State and Exit Timing: CS ODT Disable
- 337 Modified NOTE 4 of Figure 194 — Deep Sleep Mode Entry in Self Refresh State and Exit Timing: CS ODT Enable
- 346 Modified Table 254 — Mode Register Function with Three Physical Registers: changes made to MR3, MR10, MR11, MR19 and MR41; added MR58 and MR69

**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B (cont'd)**

- 353 Modified Table 259 — Command/Address Bus ODT State LPDDR5 X16 Mode Device (MR8 OP[7:6] = 00<sub>B</sub> case)
- 354 Modified Table 259 — Command/Address Bus ODT State LPDDR5 Byte Mode Device (MR8 OP[7:6] = 01<sub>B</sub> case)
- 355 Modified Table 263 — Asynchronous ODT Turn On and Turn Off Timing: split “ALL Operation Frequency” into E-DVFSC OFF and ON states
- 362 Added new Table 265 — ODT DC Electrical Characteristics in Enhanced DVFSC Mode: over the Entire Operating Temperature Range
- 376 Modified Table 278 description from “ODTLon\_RD and ODTLoff\_RD Latency Values for Read with RDQS Enabled and MR10 OP[5:4]=00<sub>B</sub>, 01<sub>B</sub>, 10<sub>B</sub> (MR0 OP[0]=0<sub>B</sub>)” to “.... MR10 OP[5:4,1]=000<sub>B</sub>, 010<sub>B</sub>, 100<sub>B</sub> (MR0 OP[0]=0<sub>B</sub>)”
- 377 Modified Table 279 description from “ODTLon\_RD and ODTLoff\_RD Latency Values for Read with RDQS enabled and MR10 OP[5:4]=11<sub>B</sub> (MR0 OP[0]=0<sub>B</sub>)” to “.... and MR10 OP[5:4,1]=110<sub>B</sub> (MR0 OP[0]=0<sub>B</sub>)”
- 380 Modified Table 282 description from “ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS enabled & MR10 OP[5:4]=00<sub>B</sub>, 01<sub>B</sub>, 10<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)” to “.... and MR10 OP[5:4,1]=000<sub>B</sub>, 010<sub>B</sub>, 100<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)”
- 381 Modified Table 283 description from “ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS enabled & MR10 OP[5:4]=11<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)” to “.... and MR10 OP[5:4,1]= 110<sub>B</sub>, 001<sub>B</sub>, 011<sub>B</sub>, 101<sub>B</sub>, and 111<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)”; added NOTE 1
- 398 Modified Table 293 — Asynchronous NT-ODT Turn on and Turn off Timing for Write to split “ALL Operation Frequency” into E-DVFSC OFF and ON states
- 399 Modified 7.6.6.3.2 “NT-ODT Behavior for Read Operation”
- 403 Modified Table 295 description from “ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS enabled & MR10 OP[5:4]=00<sub>B</sub>, 01<sub>B</sub>, 10<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)” to “... and MR10 OP[5:4,1]=000<sub>B</sub>, 010<sub>B</sub>, 100<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)”; added NOTE 1
- 404 Modified Table 296 description from “ODTLon\_RD\_RDQS and ODTLoff\_RD\_RDQS Latency Values for Read with RDQS enabled & MR10 OP[5:4]=11<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)” to “ and MR10 OP[5:4,1]= 110<sub>B</sub>, 001<sub>B</sub>, 011<sub>B</sub>, 101<sub>B</sub> and 111<sub>B</sub> (MR0 OP[0]=1<sub>B</sub>)”; added NOTE 1
- 404 Modified Table 297 — Asynchronous ODT Turn On and Turn Off Timing: split “ALL Operation Frequency” into E-DVFSC OFF and ON states
- 410 Modified clause 7.6.7 “Input Clock Stop and Frequency Change”
- 411 Added new sub-sections 7.6.7.1 “Input Clock Frequency Change” and 7.6.7.2 “Input Clock Stop”
- 412 Modified NOTE 1 of both Figure 236 — Delay Time from Read with Auto Precharge to Clock Stop : 16B mode, CKR=4:1, tRPST=0.5nWCK, tWCKPST=2.5nCK, nRBTP=0nCK and Figure 237 — Delay Time from Read with Auto Precharge to Clock Stop : BG mode, CKR=4:1, tRPST=2.5nWCK, tWCKPST=4.5nWCK
- 413 Modified Figure 239 — Delay Time from REFab, REFpb, SRX, and ZQCal Start to Clock Stop; added a summary of the delay time values
- 414 Added 2 new Figure 240 — Delay Time from Write FIFO to Clock Stop: 16B Mode, CKR=4:1, tWCKPST=2.5nWCK and Figure 241 — Delay Time from Read FIFO to Clock Stop: 16B Mode, CKR=4:1, tWCKPST=2.5nWCK (MR0 OP[0]=1B)

**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B (cont'd)**

- 415 Modified Table 304 — WCK Oscillator Matching Error Specification for HF Mode to create separate Min/Max values for  $\leq 6400$  Mbps and  $> 6400$  Mbps
- 425 Modified Table 304 — WCK Oscillator Matching Error Specification for HF Mode to clarify MRR commands allowable in tOSCODQI/tOSCODQO periods.
- 430 Modified clauses 7.7 “Specific Features, Reliability, and Power Optimization”, 7.7.1 “Dynamic Voltage and Frequency Scaling (DVFS)”, and 7.7.1.1 “DVFS Mode”; created new sub-section 7.7.1.1.1 “Common Parts DVFS and Enhanced DVFS”
- 431 Created new sub-sections 7.7.1.1.2 “DVFS Mode” and 7.7.1.1.3 “Enhanced DVFS Mode”
- 432 Added new sub-section 7.7.1.1.4 “Support Range of DVFS and Enhanced DVFS Mode” and new Figure 256 — The Frequency Range Supported by DVFS and Enhanced DVFS Mode
- 433 Replaced Figure 261 — DVFSQ High (VDDQ) to Low Transition Timing to add a ZQ-Reset sequence and NOTE 1
- 452 Modified clause 7.7.5.1 “Refresh Management Command Definition” wording; deleted 2 tables “LPDDR5 Refresh Command with RFM” and “Refresh Management Parameters”
- 457 Modified Table 321 — No Single-Bank Command Constraint; added NOTE 3
- 458 Modified Table 322 — Single-Bank Enabled Command Constraint; added NOTES 3 and 4
- 459 Updated clause 7.7.6.1 “Adaptive Refresh Management (ARFM)” wording;
- 459 Modified Table 323 — Mode Register Definition for Adaptive RFM Levels; added NOTES 2 and 3
- 459 Modified Table 324 — RFM Commands Perceived by DRAM; modified NOTE 2
- 460 Added new clause 7.7.6.2 “Directed Refresh Management (DRFM)”
- 461 Added 3 new tables: Table 325 — Bounded Refresh Configuration (BRC) and tDRFMpb (16 Gb Density Device Case), Table 326 — MR75 OP [0. 5:4] Definition, and Table 327 — Command Timing Constraint
- 464 Modified clause 7.7.7.1 “Per-pin Controlled Decision Feedback Equalization (DFE)”
- 465 Added 2 new figures and 1 new table: Figure 278 — Stretched Mode Register Write Command Period, Figure 279 — Stretched Mode Register Set Command Delay, and Table 328 — Mode Register Write AC Timing
- 466 Modified clause 7.7.7.2 “DFE Quantity”; modified Table 329 — DFE Quantity when the Device Supports 3 Step DFE, and added new DFE Quantity when the Device Supports 7 Step DFE
- 467 Modified clause 7.7.7.3 “DFE Quantity in Per-Pin Decision Feedback Equalization (Per-pin DFE) Mode”
- 481 Modified Table 338 — WCK to CK/DQ Offset Rank to Rank Variation: some values changed for the 7500/8533 Data Rate
- 482 Modified wording of clause 8.2.1 “Read to Write Timing (tRTW)”
- 488 Added NOTE 5 to Table 347 — Same/Different Banks in Same Bank Group (BG Mode)
- 489 Added NOTE 5 to Table 348 — Different Banks in Different Bank Group (BG Mode)
- 490 Added NOTE 5 to Table 349 — Same/Different Banks in 16B/8B Mode
- 491 Added NOTE 5 to Table 350 — Same/Different Banks in Same Bank Group (BG Mode)
- 492 Added NOTE 5 to Table 351 — Different Banks in Different Bank Group (BG Mode)

**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B (cont'd)**

- 493 Added NOTE 5 to Table 352 — Same/Different Banks in 16B/8B Mode
- 510 Corrected typo in Table 372 — MRR/MRW Timing Constraints: DQ ODT and NT-ODT is Disable: from tWCKDQO to tWCK2DQO
- 511 Corrected typo in NOTE 3 of Table 374 — MRR/MRW Timing Constraints: “DQ ODT is Enable and NT-ODT Enable” and “DQ ODT is Disable and NT-ODT Enable”: from tWCKDQO to tWCK2DQO
- 523 Added new Table 395 — Core AC Timing Table's Summary
- 524 Modified title of clause 9.3.1 to “Timing Table for x16, DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled”
- 524 Modified Table 396 title to x16 Core Timing for BG Node: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled; modified NOTE 4; and added NOTE 5
- 524 Modified Table 397 title to x16 Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled; added NOTE 2
- 525 Changed title of clause 9.3.2 to “Timing Table for x8 (Byte Mode), DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled”
- 525 Changed caption of Table 398 — Byte Mode Core Timing for BG Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled and Table 399 — Byte Mode Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled; added NOTE 2 to both tables
- 525 Changed title of clause 9.3.3 to “Timing Table for x16 and x8 (Byte Mode), DVFSC Disabled, Write Link ECC Enabled and Enhanced DVFSC Disabled”
- 525 Changed caption of Table 400 — x16 Core Timing for BG mode: DVFSC Disabled, Write Link ECC Enabled, and Enhanced DVFSC Disabled and Table 401 — Byte Mode Core Timing for BG mode: DVFSC Disabled, Write Link ECC Enabled, and Enhanced DVFSC Disabled; added NOTE 2 to both tables
- 526 Changed title of clause 9.3.4 to “Timing table for x16 and x8 (Byte Mode), DVFSC Enabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled”
- 526 Changed caption of Table 402 — x16 Core Timing for 16B Mode: DVFSC Enabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled; added NOTE 4
- 526 Changed caption of Table 403 — Byte Mode Core Timing for 16B Mode: DVFSC Enabled, Write Link ECC Disabled, and Enhanced DVFSC Disabled; modified NOTE 2; and added NOTE 3
- 527 Changed title of clause 9.3.5 to “Timing Table for x16 and x8 (Byte Mode), DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled”
- 527 Modified Table 404 — x16 Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled; new Table 405 — Byte Mode Core Timing for 16B Mode: DVFSC Disabled, Write Link ECC Disabled, and Enhanced DVFSC Enabled
- 528 Modified Table 406 — Temperature Derating AC Timing: added columns for 937 and 1066 MHz; added NOTES 2, 3, and 4
- 529 Update Table 408 — Recommended Voltage Operating Conditions, NOTE 8 and add MR8 OP [1:0] information for both LPDDR5 and LPDDR5x
- 535 Update Table 413 — Electrostatic Discharge Sensitivity Characteristics NOTE 2 spec reference from JESD22-A115C to JS-002
- 536 Deleted clause on Input Level for CS and old table # 403 on LPDDR5 Input Level for CS

**Annex B — (Informative) Differences between JESD209-5C and JESD209-5B (cont'd)**

- 537 Modified NOTE 1 for Figure 295 — Overshoot and Undershoot Definition
- 538 Update clock rate range to include LPDDR5X (937 and 1066 MHz) in Table 417 — CK Differential Input Voltage
- 540 Update clock rate range to include LPDDR5X (937 and 1066 MHz) in Table 418 — Clock Single-ended Input Voltage
- 541 Added 937 MHz and 1066 MHz clock rates to Table 420 — Differential Input Level for CK<sub>t</sub>, CK<sub>c</sub> and Table 421 — Differential Input Slew Rate for CK<sub>t</sub>, CK<sub>c</sub>
- 542 Added 937 MHz and 1066 MHz clock rates to Table 422 — Cross Point Voltage for Differential Input Signals (Clock)
- 543 Modified Table 423 — WCK Differential Input Voltage: changed MIN values for 2750 and 3200 MHz from TBD to 280; added values for 3750 and 4266.5 MHz
- 545 Modified Table 424 — WCK Single-ended Input Voltage: updated MIN values for 2750 and 3200 MHz; added new columns for 3750 and 4266.5 MHz
- 547 Updated Table 426 — Differential Input Level for WCK<sub>t</sub>, WCK<sub>c</sub> and Table 427 — Differential Input Slew Rate for WCK<sub>t</sub>, WCK<sub>c</sub>: added new columns for 3750 and 4266.5 MHz for both tables
- 548 Updated Table 428 — Cross Point Voltage for Differential Input Signals (WCK): added new columns for 3750 and 4266.5 MHz
- 549 Updated Table 448 through 452 — LPDDR5 IDD Specification Parameters and Operating Conditions: updated several parameters and values, changed VDD2Q to VDDQ (several instances); and added NOTES 11 and 12
- 578 Updated Table 457 — Clock AC Timings for 937.5/1066.5 MHz
- 579 Updated Table 461 — Write Clock AC Timings for 3750/4266.5 MHz
- 584 Updated Table 462 — tWCK2DQ AC Parameters: split Data Rate into  $\leq 6400$  Mbps and  $> 6400$  Mbps; modified NOTE 2; and added NOTE 4
- 585 Modified clause 15.4 “DQ Tx Jitter Spec” to remove tQH and related parts; removed tQH component in Figure 317 — N-UI DQ to RDQS Output Timing Definitions
- 586 Replaced old Figure 302 — tQW example of eyewidth per pin and relationship of tDQSQ(pin) and tQH(pin) across byte group with new (renumbered) Figure 318 — DQ Eye Width Per Pin (tQW)
- 588 Modified Table 464 — DRAM DQ, DQS Output Timing: deleted column for  $< 3200$  MHz; changed column header for 3200/5500/6400 with  $\leq 6400$  MHz; modified NOTES 2, 3, 5, and 6; added NOTES 7 and 8
- 591 Modified Table 465 — CS Rx Specification to add 937.5 and 1066.5 MHz
- 592 Modified Table 467 — DQ, DMI, Parity, and DBI Rx Specification: changed TBD to 30 for DQ to DQ Offset of 3750/4266 MHz
- 601 Added 2 new tables: Table 473 — Pull-down Driver Characteristics in Enhanced DVFSC Mode and Table 474 — Un-terminated Pull Up Characteristics in Enhanced DVFSC Mode
- 602 Modified Table 475 — Worst Case Output Driver and Termination Resistance: added 3 new rows; modified NOTE 2; and added NOTE 4
- 603 Modified Table 477 — Output Driver and Termination Resistance Temperature and Voltage Sensitivity: added 6 new rows and NOTE 1



---

**Standard Improvement Form****JEDEC Standard No. JESD209-5C**

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 North 10<sup>th</sup> Street  
Suite 240 South  
Arlington, VA 22201-2107

Fax: 703.907.7583

---

1. I recommend changes to the following:

☐ Requirement, clause number \_\_\_\_\_

☐ Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other \_\_\_\_\_

---

2. Recommendations for correction:

---

---

---

---

---

3. Other suggestions for document improvement:

---

---

---

---

---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

---

